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Charge-injection devices (CID's) have been around almost as long as
charge-coupled devices (CCD's), yet have generally been overlooked for
solid state imaging applications due to their slower operating speeds.
However, CID arrays offer advantages over CCD based arrays for certain
applications where spectral response and/or X-Y addressing are required.
In order to fabricate CID based imaging arrays, a single level poly
CMOS (p-well) process has been modified into a double level poly CMOS
(p-well) process that will allow fabrication of both imaging structures and
drive circuitry. These modifications are optimized for CID based structures,
yet will also allow working CCD based arrays to be fabricated with this
process.
Measurements obtained from processed wafers were compared to
values obtained using SUPREM IV simulation software from Technology
Modeling Associates Inc. and after analysis, further recommendations were
made to improve the process.
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I. Introduction:
The field of solid state imaging has been overwhelmingly dominated by
the use of Charge Coupled Devices (CCD's) since their invention in 1970.
CCD's with individual pixels numbering as high as 66 million have emerged
as the preferred device for almost all electronic imaging applications.
However, structural and operational limitations are causing the CCD to be
replaced by Charge Injection Devices (CID's) for certain applications that
benefit from the CID's unique advantages.
To understand the advantages of the CID, one must first become
familiar with the principles behind CCD operation. A CCD is a specific type
of charge transfer device which, in its simplest form, can be thought of as a
series of interconnected MOS capacitors. Photons which pass through the
gate electrode generate electron-hole pairs, from which minority carriers are
then collected and stored in potential wells at the surface of the
semiconductor. The stored charge can be transferred along the surface by
altering the potential (i.e.: voltage) applied














fig. 1.1 Potential well diagram for a three-phase CCD
Since the charge resides at the
"surface"
(the Si / Si02 interface) of this
device, it is referred to as a surface channel CCD (SCCD). This structure
has several disadvantages, the most obvious being the interaction of the
stored charge with the interface states. Charge moving along the device can
be captured by the interface states, resulting in charge loss or lowered transfer
efficiency. One solution to this problem was the invention of the bulk (i.e.:
buried) channel CCD (BCCD), which moves charge away from the surface
into a diffused / ion implanted channel where it is stored as majority carriers.
N-type channel ZT
P-type substrate
Fig. 1.2 bulk channel CCD
0)
Although charge can interact with bulk recombination / generation (R-G)
centers in the channel (i.e.: impurities or dangling bonds within the crystal
lattice), the degree ofmodern process control allows the R-G center density
to be more easily controlled than the interface state density. This gives the
BCCD a performance advantage over the SCCD. BCCD's collectively refer
to two sub-categories of CCD's; buried channel CCD's and peristaltic
CCD's. The term buried channel CCD is usually used in reference to
BCCD's with a channel (usually N-type) depth of a micron or less, while
peristaltic CCD refers to a BCCD with a channel depth of several microns
(again usuallyN-type) grown by epitaxy.
When the charge is transferred between adjacent potential wells there
is an unavoidable loss in net charge, this results because of either insufficient
time for all the charge to flow between wells, charge captured by
interface/recombination-generation states where the emission time is longer
than the transfer time, or the presence ofpotential barriers between the wells.
The overall effects on charge loss refer to the charge transfer efficiency
(CTE), which can be thought of in terms of charge transfer inefficiency
(CTI):
CTE - (CHARGEbefore transfer " CHARGEafter transfer) / CHARGEbefore transfer (11)
CTI - CHARGEbefore transfer / CHARGEafter transfer (12)
CTE = 1 - (CTI) (i.3)
(the actual expression for charge transfer efficiencies much more complex
than this simplified relation, since it takes all effects into account).
Acceptable charge transfer generally refers to an efficiency level of 99.99 %,
and is directly dependent on such parameters as gate length, channel doping,
clocking frequency, substrate bias, and applied gate potential (i.e.: clocking
pulse amplitude). Some CCD's improve transfer efficiency by filling the
entire channel with a large background charge (known as a fat zero), which
increases self-induced carrier drift and helps reduce the charge lost in
transfer for small packets of charge. Since this method reduces low level
sensitivity, charge transfer inefficiency must be kept as low as possible to
prevent performance degradation. Even with high transfer efficiencies, it is
evident that overall efficiency will decrease and signal distortion will increase
as the number of pixels (individual light sensing areas) on the array increases.
Another problem effecting transfer efficiency (and signal distortion) is
dark current. Dark current refers to the additional current resulting from
thermally generated minority carriers, and is inversely proportional to carrier
lifetime. For quality substrates with long lifetimes on the order of 100
^seconds, dark current is essentially surface-state dominated and on the order
of 30
nA/cm2
(much lower in buried channel devices where it is caused by
thermal generation in the bulk). While this would seem to only slightly effect
low level sensitivity, it becomes a serious issue when the fact that impurities
increase the level of dark current is considered. Charge packets transferred
through a pixel with a high localized impurity level will be distorted by the
increased level of dark current, in comparison to charge packets which are
not. Thus, the entire row on the array which transfers charge packets through
the affected pixel will have its signal distorted, or smeared.
Another distortion problem which plagues CCD's is blooming.
Blooming occurs when the potential well of a pixel reaches its maximum
storage capacity, and excess charge spills out and fills up adjacent pixels.
This can easily be visualized by tliinking of the effect which occurs when a
video camera is pointed at a bright light. The intensity of the light is such that
so many minority carriers are generated, the image appears to 'white
out"
in
an effect similar to that which occurs in a snow storm. Bulk channel CCD's
consisting of a diffused P-region on an N-type substrate (where the resulting
p-n junction is reverse biased) exhibit reduced blooming effects, but the close
proximity of adjacent pixels makes this problem hard to eliminate.
Last, there is the problem oispectral response. CCD's require incident
photons to pass through the gate electrode and gate oxide in order to generate
electron-hole pairs in the substrate. Doped polysilicon is by far the most
common gate material, yet even thinning to minimal 1500 A
thickness'
(with
a 500 A gate oxide) results in poor response to wavelengths less than 500 nm:
Absorption
length (nm)
350 400 500 600 700 800
RadiantWavelength (nm)
fig. 1.3 Wavelength vs. Absorption length
CID based imaging arrays are not affected by these problems to the
same extent which CCD's are, mainly because of their unique pixel structure.
When CCD's were first conceived by Bell laboratories, the smallest metal
lines that could be patterned were -lOinn wide. Providing a means to access
individual pixels directly would have reduced the amount of light sensing area
on the chip to an unacceptably low percentage. The solution was to connect
rows of pixels together and place the address and amplifier circuitry at the
row and column ends, thus providing an acceptable percentage of the chip
was composed of light sensing structures. As a result CCD's lack X-Y
addressability, a major limitation for applications involving image
shift/rotation.
The CID's structure essentially requires it to function in an X-Y
addressable mode. Individual pixel structures are composed of two





fig. 1.4 CID pixel structure
(2)
A column of pixels will have one continuous polysilicon layer for the first
capacitor electrode, which provides a common column electrode for all pixels
in the vertical direction. The second polysilicon layer forming the other
electrode, will be common to all pixels in a horizontal row. Thus, individual
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fig. 1.5 CID Imager Architecture
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With X-Y addressability being inherent to both the structure and readout
technique, CID's do not require high charge transfer efficiencies and are not
readily affected by signal distortion resulting from dark current. Being able
to address individual pixels allows for faulty pixels to be ignored without
seriously impacting image quality. CID's with bad pixels can still provide
excellent image quality, while each bad pixel in a CCD distorts the entire row
in which it is located. In other words, CID's with defective pixels can be sold
as working devices but CCD's must be totally defect free to function
properly. This makes CID's much easier to fabricate than CCD's.
The CID's unique structure also provides excellent control against
blooming^. In general, CID's are P-channel devices created on low
Resistivity N-type epitaxial Silicon. The N-type epi is grown on P-type
substrates, the surface of which is
P+
type. This construction essentially
forms a reverse biased p-n junction inside every pixel, which collects excess
minority carriers and sweeps them into the
P+
layer. By providing such an
easy path to the substrate, blooming effects are almost nonexistent in CID's.
Spectral response is also significantly improved by the CID's pixel
structure. Only about half of the pixel area on a CID is covered by
polysilicon, the rest is covered by the gate oxide. With just -500 A of Si02
n
covering half the pixel, wavelengths as small as 400nm will have
a
significantly improved chance to photogenerate electron-hole pairs in the
substrate. Thus, CID's show excellent spectral response over the whole range




colors ofvisible light (5).
12
II. Theory:
2.1 Charge-injection Device Theory:
The charge-injection device structure (CID) is gaining acceptance for
solid state imaging applications as a result of its unique advantages over
imaging arrays based on charge-coupled devices (CCD's). The CID imaging
technique utilizes injection and (or) intracell transfer to sense photogenerated
charge at each individual pixel, which can then be addressed in an X - Y
manner. This is in direct contrast to the CCD structure, which requires the
photogenerated charge
"packet"
be transferred along adjacent pixels to a
predesignated sensing site. The advantages result from the structure of the
CID pixel which is based on the metal-oxide-semiconductor (MOS)
capacitor, and consists of two intersecting capacitors that overlap to form a





gate oxide gate oxide
jjp'2
gate oxide gate oxide
fig. 2.1.1 Basic CID layout
In this schematic the polyl and poly2 lines represent the capacitor structures
formed, respectively, by the first and second layers of deposited polysilicon
during fabrication. These capacitor plates would each have the same gate
oxide thickness underneath, and would be insulated from each other by an
oxide formed on the surface of the first poly layer. Although the capacitor
structure would only cover about half the pixel's surface area (defining where
potential wells would form in the substrate to collect photogenerated charge),
14
carriers formed in the exposed regions of the substrate would also be
collected, since they would diffuse from the bulk into the potential wells.
While the CCD is also based on the MOS capacitor, its individual rows (or




fig. 2.1.2 Basic CCD layout
This results in long series ofpixels that must accurately transport individually
sensed charge along with the photogenerated charge from preceding pixels,
and virtually eliminates the possibility of X
- Y addressing. While columns
(rows) of CID pixels can be interconnected by one continuous capacitor
15
structure, they will remain X-Y addressable by isolating the other capacitor
structure contained within the pixel. To better explain the unique advantages
which the CID pixel structure has to offer requires a review of the structure
and operation of theMOS capacitor.
The MOS capacitor refers to a system of metal and semiconductor
layers separated by an oxide layer. The oxide layer can be replaced by any
suitable insulator (also known as metal-insulator-semiconductor; MIS) but
Silicon dioxide is by far the most common, as is evident in the general usage
of the MOS capacitor acronym. The metal layer usually consists of either
Aluminum, a degenerately doped polysilicon, or a silicide formed from
polysilicon, either of which exhibits an energy band diagram similar to a
metal. For simplicity, the Aluminum (AL)-Silicon dioxide (Si02)-p-type
semiconductor (P-Si) composition will be used to explain the workings of the
MOS system.
Starting with the energy band diagrams of all three materials prior to




















fig. 2.1.3 Metal, Oxide, and Semiconductor band diagrams
The work function being the energy required to move an electron from the
Fermi level (Ef) to the Vacuum level (Eo) in a given material. Here E0 refers
to the Vacuum level which is a continuous function of position, and Ef refers
to the Fermi level which can be thought of as the average energy for the
valence electrons, and has an occupation probability of 1/2. In reality the
Fermi level corresponds to the Fermi energy (defined as the energy in a
17
material below which all electron states are filled), but thinking of it in this
manner reduces the complexity of the explanation. Before contact the Fermi
level is different for all three materials, with respect to E0. When the materials
are placed in contact with each other and allowed to reach equilibrium
(electrical contact is also made between the Al and P-type Silicon), the




















fig. 2.1.4 MOS band diagram
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The electrons move from the material in which they posses a higher average
energy (Aluminum) to a lower energy location (P-type Si). Since an electrical
contact had also been made between the Aluminum and P-type Silicon,
negative charge in the form of electrons transferred into the semiconductor
because the work function for Al is 0.8 eV less than that of the
semiconductor. This resulted in a thin layer of positive charge (equal in
magnitude to the lost electrons) in the Aluminum at the Al-Si02 interface, and
a corresponding accumulation of negative charge in the semiconductor at the
Si02/P-type interface. It should be noted that the Si02 layer is assumed to be
neutral in this ideal example; in reality it would contain a certain amount of
positive charge. Since the Semiconductor is P-type, the negative charge
results from the exposure of the ionized acceptor atoms as the majority carrier
holes are repelled from the surface by the positive charge layer in the
Aliiminum. This energy difference corresponds to a drop in voltage of 0.4 eV,
which divides itself across the Si02 and space charge regions. The energy
bands for the two materials have correspondingly
"bent"
in response to this
19
voltage drop, with the exception of Ef which is continuous through all three
materials (it must be constant throughout a system at equilibrium). The
difference between EF and Ei at the semiconductor surface is the surface
potential : Os. One result of this constant Efwith respect to the band bending,
is that the surface of the P-type semiconductor now appears to be less P-type
and more N-type. This effect is important because the surface of the
semiconductor can be altered from its original type by the application of a
suitable voltage to the Aluminum layer.
Applying a larger positive voltage to the Aluminum will cause more of
the space charge layer to be exposed in order to balance the energy
difference. The space charge layer can only be exposed to a certain thickness
before inversion sets in, which is dependent on the doping level in the
semiconductormaterial. This thickness, referred to as Xdmax, can be written in




where s is the permittivity of the semiconductor and Na is the doping level of
the semiconductor. Larger positive potentials cannot be balanced by the
maximum space charge thickness, and cause electrons (from the substrate and
thermally generated in the space charge region) to accumulate at the
semiconductor surface. When Ef at the surface is far above Ei, to the point
where the surface potential is equal to 2(Ef-Ei) in the bulk (original spacing
-
no band bending), the electron concentration at the semiconductor surface
will equal the hole concentration in the bulk of the semiconductor. The energy




fig. 2.1.5 MOS band diagram at Osurpace
= 2(EF - E;)
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This condition is known as the threshold inversion point and the applied
voltage that creates it is called the threshold voltage. Applying a negative
voltage (with a magnitude less than 0.4 volts) will decrease the space charge
width and decrease the degree of band bending. When the magnitude of the
negative voltage is equal to 0.4 volts the system will have reached the
condition of flat band, where no band bending or space charge layer exist:
Al SiQ2 P-type
J-.fm ' r
fig. 2.1.6 MOS band diagram at Vflatbanb
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Negative voltages greater in magnitude than 0.4 volts will allow holes to
accumulate at the surface and cause the energy bands in the semiconductor to







fig. 2.1.7 MOS band diagram for VapP < -0.4
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This basic knowledge of the behavior and operation of the MOS capacitor
can now be applied to the CID pixel structure to provide a simplified
understanding of its operation. As was previously stated, CID based arrays
are normally fabricated on
N1"
type epitaxial layers. The behavior will
therefore be slightly different than the previously defined MOS capacitor;
positive voltages will cause majority carriers (electron) to accumulate at the
semiconductor surface, while negative voltages will expose the space charge
region (depletion) and cause minority carrier (holes) inversion. In addition,
the
N1"
epitaxial region is positively biased to create a reverse biased p-n
junction underneath each pixel. Placing a large negative potential (the epi
layer is biased positive) on both electrodes would result in the formation of
space charge regions (i.e.: potential wells) under both polysilicon electrodes:
24
oxide
space charge region (+rL Xs
reverse biased p-n junction J, 8t
p-type substrate
epi
fig. 2.1.8 Horizontal view ofCID
Photons, which pass either through the thin gate oxide into the bulk or
through the polysilicon gate(s) into the space charge region, generate
electron-hole pairs with the holes then being stored in the potential wells. The
reverse biased p-n junction in each pixel serves to protect them from the
effects of blooming, the condition where a sufficient number of minority
carriers generated in one pixel contaminate adjacent pixels. Ifmore holes are
generated in each pixel than the potential well can hold, the excess will
escape only to diffuse into the p-n junction and swept into the substrate bulk.
25
Arrays with pre-amplifier structures connected to each row (poly 2 electrode)
allow the column electrode (poly 1) to exist as a continuous structure over the
column length, and will bias the columnmore negative than the rows to create
a
"deeper"
potential well for charge storage. Examination of two readout
techniques, non destructive readout and destructive readout, provides an
understanding of logic behind these concepts. Starting with both electrodes
negatively biased (column bias larger than row bias) and sufficient charge in














fig. 2.1.9 CID in accumulation mode
The more negatively biased column has a
"deeper"
potential well beneath it,
where the collected charge then accumulates. Next, the sense pad is allowed




















fig. 2.1.10 Zero level sense
After reading the "zero
level"
potential a positive bias is applied to the
column electrode (high), which causes the potential well beneath it to














fig. 2.1.11 CID in signal sense
This is known as (c)
"signal"
sense. The appearance of charge under the row
(sense) electrode causes a change in its potential, which corresponds to the
amount of stored charge injected from the potential well under the column
electrode (V = Q/c). By reading the shift in the voltage over the row
electrode the amount of photogenerated charge in the well can be inferred.
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The combination of steps (a), (b), and (c) are known as non destructive
readout (NDRO) since at this point the column electrode can be driven low
to form a deeper potential well and start the cycle over. Ii destructive readout
(DRO) is desired, a large positive potential must be applied to the row
electrode as well. This step, referred to as (d) injection, collapses the
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fig. 2.1.12 CID in injection mode
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The injection pulse(s) must be of sufficient duration andmagnitude in order to
eliminate charge from the pixel as efficiently as possible. Although it is
possible to use a variation of the injection step (d) as a method for reading
stored charge (as much older designs have done), using NDRO with or
without DRO appears to be the most useful way to exploit the advantages of
a CID-based array.
31
2.2 Parameter Extraction Techniques:
Evaluation of the double level polysilicon P-well CMOS process
consisted of the same techniques and structures used to evaluate the single
level polysilicon P-well CMOS process, from which it was based. This
included sheet resistance measurements using the Van Der Pauw resistor,
contact resistance measurements using the Cross bridge Kelvin resistor, and
the extraction of several characterization parameters from the (enhancement
mode) MOS transistor structures. All measurements were made using the
standard factory P-well CMOS test programs in conjunction with the HP-
4145 Semiconductor Parameter Analyzer, the Rucker & Kohls 681A
semiautomatic wafer prober, and the Keithly model 7001 switch system.
Fabricated Semiconductor layers that have been doped by ion
implantation and/or diffusion, will posses non-uniform doping profiles.
Resistivity is a function of doping concentration and the depth of the
diffusion, which complicates device and circuit design. However, utilizing the
parameter of sheet resistance can simplify the process, since it removes the
need for understanding the specifics of the diffusion profile. Considering a
32
resistor with respect to all three dimensions can help to explain the concept of
sheet resistance, along with its benefits. A uniformly doped block ofmaterial




fig. 2.2.1 resistance as a function of three dimensions
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Where R can be expressed in terms of the blocks dimensions with the
addition of the materials Resistivity; p. Resistance is inversely proportional
to the cross-sectional area of the resistor, but is proportional to the
Resistivity.
The expression for resistance can be rewritten as:
R = (p/T)/(L/W)= Rsh(L/W) (2.2.2)
Where RSh is the sheet resistance of the material, a variable that is expressed
in terms of ohms per square. Redefining the (LAV) ratio in eq. (2.3.2) as the
number of "squares", specific value resistors can now be designed in
materials ofknown sheet resistance by defining only a length and width.
To accurately measure the sheet resistance of a material requires using





fig. 2.2.2 The VanDer Pauw resistor
By forcing a current ( I ) through the structure to ground (GND) and reading
the voltage drop across it (Vi - V2), the sheet resistance can be calculated
usmg:
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Rsh = ((V1-V2)/I)( Yl/ln2) (2.2.3)
For the most accurate Rsh, values should be extracted from a plot of current
(I) vs. voltage (V) where the difference in voltage remains constant while the
current linearly increases. Sheet resistance measurements were made in this
manner for both diffusion (P-well, N+, and P+) and thin film (metal, N- poly,
andN+ poly) Van Der Pauw structures.
Contact resistance (Rco) is the physical parameter used to characterize
the incremental resistance of the micron-scale metal-semiconductor contacts.
Contact resistance is generally determined by the extraction of the contact
size independent parameter pc (expressed in units of mho/urn2) from




fig. 2.2.3 The cross-bridge Kelvin resistor
The CBKR structure is used to determine the contact resistance produced
when current is passed between two layers. From this structure either the
contact resistance associated with a specific sized contact opening Rco or the
37
contact size-independent parameter pc can be calculated. This can be
accomplished using either the graphical or direct method, with the direct
being preferred at RIT. While the graphical method is the most accurate of
the two, it requires at least ten sets of contacts that vary in length (1) along
with at least two different sizes oidiffusion overlaps (8) for each length:
V
fig. 2.2.4 diffusion region overlap
The values of logio (Rcbkr/Rsi.) must then be plotted versus logio (1/8) on a
set of universal CBKR curves (see appendix). The universal resistance curve
38
which gives the closest match will thus indicate the contact resistance.
Although less accurate than the graphical method, the direct method is much
faster since it allows for both Rc0 and pc to be determined at each CBKR
structure. In this method a current of known magnitude is forced through the
CBKR structure, and the voltage is measured at Vi and V2. The measured
difference in voltage is then used to calculate either the contact resistance for
a specific sized opening Rc0 or the size-independent parameter pc with a





( (Vi - V2) / I ) ( 1 / ( H12)) (2.2.5)
where (11) and (12) indicate the length and width of the contact opening. The
measured structures were all designed with A.
= 4um and consisted of 8Lim x
39




CBKR possessed a Aixm x 4um sized contact.
Evaluation of the MOS transistors required that several parameters be
extracted from the NMOS and PMOS structures. NMOS transistors
possessing a gate length (Lg) of 6urn and a channel width (Wc)of 32pm were
used with PMOS transistors of gate length 16pm and 32pm channel width:
fig. 2.2.5 transistor gate length Lg and channel widthWc
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to extract values for threshold voltage Vr, the channel length modulation
parameter X, transconductance (i.e.: gain) Gm, the minimum sub-threshold
current ISUbmin, the maximum sub-threshold current ISUbmax, the sub-threshold
slope STS, and evaluate the body effect.
The threshold voltage (VT) is the applied gate voltage that initiates
conduction between the source and drain in the MOS transistor. Referring
back to the energy band diagrams of section 2.1, it can also be thought of as
the applied gate voltage required to invert the surface of the semiconductor
beneath it. It is dependent on processing factors, and can be generally
expressed as:
VT = ((qNaXdt) - QsS>(tox /Box)) + <&ms + 2<fp (2.2.6)
41
where Na is the substrate doping, xdt is the maximum space charge thickness,
Qss'
is equivalent gate oxide charge, tox is the thickness of the gate oxide, eox
is product of the Si02 dielectric constant (3.9) and the permittivity of free
space
(8.85e"12
F/m), Oms is the metal-semiconductor work function
difference, and 2<Dfp is the surface potential at threshold inversion. The
threshold voltage is extracted from a MOS device by using a conductivity
curve, which plots the gate voltage (Vg) versus the drain current (Id) for drain
voltages (Vd) less than 20^,. The absolute drain voltage is fixed at an
acceptably low level (usually 0.05 to 0.1 volts) and the linear portion of the





fig. 2.2.7 typical conductivity curve to extrapolate threshold voltage
This point, the intercept the X-axis, is defined as the threshold voltage Vr for
theMOS transistor.
The channel length modulation parameter X is equal to the slope of
the Id-Vd conductivity curve in saturation, divided by the current at the onset
of saturation. It can be thought of as an indication of the extent to which the
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drain-to-source voltage impacts the effective channel length. Since the
source-drain regions extend under the transistor gate, the actual channel
length is somewhat less than the length of the gate. Add this to the fact that
space charge regions between the source-drain and channel (formed from
reverse biasing with respect to the substrate) also reduce the actual channel
length, and the importance of effective channel length along with X becomes
obvious. The value of X for a MOSFET can be determined from its Id-Vd
conductivity curve ( done at RIT for a specific gate voltage). The slope of the
curve in saturation mode is divided by the current at the onset of saturation, a
point corresponding to a drain voltage (Vosat) equal to the difference of gate






fig. 2.2.8 ID-VD conductivity curve for calculation of A.
As measured, X will be in units of 1 /volts.
The transconductance Gm of a MOSFET can be thought of as the
transistor "gain", since it is defined as the change in drain current (Id) with
respect to the corresponding change in gate voltage (Vg). Transconductance
is dependent on device geometry, threshold voltage, and carrier mobility. In
the non-saturation region it is a linear function ofVDs but independent ofVGs,
45
while in the saturation region it is a linear function ofVgs and independent of
VDs- In addition Gm can be plotted on an ID-VG conductivity curve, and
measured at the peak value:
id
Vg
fig. 2.2.9 Plot ofGm on ID-VG conductivity curve
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Finally, the parameters of subthreshold slope STS) minimum subthreshold
current Iosubmin, and maximum subthreshold current iDsubmax, are all used to
describe the behavior of free charges in the channel for voltages less than VT.
The basic model for the MOS transistor assumes no carriers exist in the
channel until the threshold voltage is reached on the gate. Although a valid
assumption for most conditions it fails at voltages approaching the threshold
voltage, since the minority carrier density in the channel changes
exponentially with respect to channel voltage. Thus, significant currents can
exist at conditions between weak inversion and strong inversion (i.e.: < Vt).
Since a MOSFET is not considered to be
"on"
until the channel conducts a
microamp of current
(le~6
Amps), the maximum subthreshold current Idsubmax
should not exceed this value. The minimum subthreshold current Idsubmin
should also be significantly less than a microamp to result in an acceptable
value of subthreshold slope STS. Subthreshold swing SS is defined as the
change in VG that produces a decade increase in the subthreshold current:
SS = AVG / Alog IDsub (2.2.7)
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A small value for the subthreshold swing is desirable, since it implies tight
control of the channel current by the gate. The subthreshold swing
conductivity curve is normally plotted with IDsUb on a logarithmic Y-axis and
VG on a linear X-axis. Thus, a large subthreshold slope STS would indicate




states of the transistor, and a











fig. 2.2.9 subthreshold conductance cure for NMOS
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Subthreshold slope, the minimum subthreshold current, and the maximum
subthreshold current are all measured from the same logarithmic conductivity
plot (for aMOSFET) by sweeping the gate voltage in small steps with a slight
bias applied to the drain. This is similar to the method of determining VT
except that the steps for Vg are smaller.
49
III. Procedure:
3.1 CMOS Process Description:
CMOS (Complementary Metal Oxide Semiconductor) process
technology evolved in the mid- 1 970 's to reduce power dissipation problems,
and has become the dominant process technology today (6). The specifics of
CMOS processing are beyond the scope of this thesis, so the explanation and
background will be kept general.
As the era of very large scale integration (VLSI) emerged, the
dominant process technology was NMOS (N-channel Metal Oxide
Semiconductor). This was due to it's speed advantage over PMOS, the high
functional packing density which it allowed, and the inexpensive nature of
fabrication costs (7). However, it did possess a significant disadvantage with
respect to power consumption. An NMOS logic circuit will draw a steady
current whether a signal is propagating through it, or it is in standby mode.
While the large current demand was not an issue for most applications, the
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problem of power dissipation was. Conventional plastic packaging limited the
maximum power dissipation of a circuit to approximately 1.5 watts (8), while
more expensive ceramic packaging was required for higher power densities.
With the functional packing density of integrated circuits rapidly
increasing (i.e.: Moore's law), a low power solution was required. The
solution to this dilemma was CMOS technology, which involved the
fabrication of both n-channel and p-channel transistors on the same chip.
CMOS allowed for both a decrease in the power dissipation along with
simplifying the construction of some logic gates. For example, a CMOS
inverter consists of only an n-channel transistor and a p-channel transistor.
Power will only be consumed when it switches logic states, and a high
impedance path will exist between the voltage supply and ground when no
signal propagates through it (9). However, CMOS was not without it's
drawbacks. Problems with latchup and transistor isolation limited its
applications to those which required low power dissipation and/or very high
noise margins, until effective solutions to these problems were found (10).
Although many different forms of CMOS technologies exist today
(twin well, N-well, P-well, quad well, and BICMOS), the variation utilized
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for this thesis is the P-well type. This form evolved out of early process
limitations and involves the formation of a p-type region, in which the NMOS
transistors are subsequently constructed. As a result of forming the NMOS
transistors in such a lightly doped (i.e.: dopant atoms per
cm3
) region,
the carriermobility in the NMOS transistors is not significantly affected.
The basic P-well, double level poly, single level metal process
developed requires 10 mask levels, the first ofwhich is referred to as the well
mask (level 1). After a 5000 Angstrom
"alignment"
oxide is grown on the
surface of the wafers, the well mask is exposed onto a photoresist coating on
the surface of the wafers to define the locations where the p-type regions will
be formed on the substrate (fig. 3.1.1). The photoresist protects the oxide
over the other regions from a subsequent etch in a buffered HF acid solution,
which exposes the silicon surface of the wafer. P-type dopants are then ion-









fig. 3.1.1 Mask level 1 after P-well implant
The resist is removed and the substrates are cleaned, then placed into an
1100
C furnace to drive-in the well. The initial part of the well drive is done
in an Oxygen ambient which serves to oxidize the surface of the exposed well
regions. After the well drive the oxide is etched off the surface of all wafers,
leaving all well regions defined by a reduced step height in relation to the
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N-type substrate
fig. 3.1.2 after well drive
Next, a thin
(~ 500A) pad oxide is grown on the wafers, followed by the
deposition of a 1500A Silicon Nitride layer. The next mask layer, the active
(level 2), is exposed onto a photoresist layer to define the regions where both
the n-channel and p-channel transistors are to be fabricated. This pattern is
then transferred into the Silicon Nitride and pad oxide layers using a plasma
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fig. 3.1.3 Mask level 2 after Nitride and oxide etch
The next mask, called the channel stop mask (level 3), defines in photoresist
the region surrounding the well (and the edge of the active). P-type dopants
are ion implanted there to increase their concentration and reduce the
depletion effects of the field oxidation, which would otherwise lead to the
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fig. 3.1.4 mask level 3 after channel stop implant
The photoresist is removed, the wafers are cleaned, and the field oxide is
grown to isolate all active areas. Following oxidation, the Silicon Nitride and
pad oxide layers are etched off, and a 1000 Angstrom
"Kooi"
oxide is grown
(to decompose any residual nitride). Both threshold adjustment implants are
then performed through this oxide. The threshold adjust implant for the
p-
channel transistors is performed as a blanket implant, while the one for the n-
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channel transistors is a masked implant, defined in photoresist by re-exposing
the wellmask (level 4).
PMOS NMOS















fig. 3.1.5 mask level 4 after NMOS VT implant
The photoresist is then removed, and the 1000 Angstrom
"Kooi"
oxide is
etched off to expose bare Silicon over the active regions. The wafers are
cleaned, and then the gate oxide is grown for the transistors. Polysilicon is
then deposited over the wafers, and doped N^-type using a spin on dopant.
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The polyl mask (level 5) is then exposed in photoresist to define the gate








fig. 3.1.6 Mask level 5 after polysilicon etch
Up to this point no mention has been made with regard to the
construction of
a pixel (Imager) type of structure, which was the purpose of the thesis. This is
because, with the exception of the gate dimensions, the pixel structure would









fig. 3.1.7 Pixel structure and PMOS transistor after polysilicon etch
The exposed gate oxide, which has been damaged during the patterning of the
polysilicon gates, is etched off using a buffered HF acid solution. The wafers
are cleaned, and then a second gate oxide is grown. This oxidation is needed
to complete the pixel structure, but will also form an oxide on the first
polysilicon layer that will insulate it from the second polysilicon layer. This
second polysilicon layer is deposited, doped IST-type with a spin on dopant,
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and patterned using a photoresist layer exposed by the poly2 mask (level 6).
Since the second gate oxide and second polysilicon layer are only required to
complete the pixel structure, the NMOS and PMOS transistors remain the
same (as in the previous level), with the exception of an insulating oxide layer
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fig. 3.1.8 Transistors after polysilicon layer 2 etch
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fig. 3.1.9 Pixel structure and PMOS transistor after second polysilicon etch
The pixel structure is now essentially complete, with the exception of the
passivation layer (which is etched off its surface), and the metal layer(s) that
contact both polysilicon layers. While difficult to comprehend when viewed
as a cross-section, the completed pixel structure is easier to comprehend
when viewed from the top:
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PMOS transistor pixel structure
Field Oxide












fig. 3.1.10 Top view ofPMOS transistor and pixel structure
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The pixel structure collects photogeneratedminority carriers in potential wells
formed under the polysilicon gates. Photons passing through the polysilicon
gates and gate oxide will generate carriers that are stored in the potential
wells, while carriers generated in the gate oxide regions will have to diffuse
into the potential wells before they can be stored. With the pixel structure
now essentially completed, the focus is shifted back to the transistors. A
photoresist film is exposed using the P+ s/d mask (level 7) to define the
source and drain regions on the PMOS transistors, along with contacts to the
well regions. P-type dopants are then ion implanted to form the source/drains
and well contacts.
PMOS NMOS
fig. 3.1.11 Mask level 7 after P+ S/D implant
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The photoresist layer is removed, and a new photoresist coating is exposed
using the N+ s/d mask (layer 8), to define the source and drain regions for the
NMOS transistors and the substrate contacts. N-type dopants are then ion




fig. 3.1.12 Mask level 8 afterN+ S/D implant
The photoresist layer is then removed, and the wafers are cleaned before a
3000 Angstrom coating of LTO (Low Temperature Oxide) is deposited.
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Following the deposition, the wafers are annealed to remove implant damage,
activate the dopants, and densify the LTO film. A photoresist coating is then
patterned using the contact cut mask (layer 9), and the exposed LTO film is








fig. 3.1.13 Mask level 9 after contact cut etch
Following the etch, the photoresist is removed and the wafers are cleaned
before the Alimiinum layer is deposited. The Aluminum is then patterned
using a photoresist coating
exposed with the metall mask (layer 10), in




fig. 3.1.14 mask level 10 after Aluminum etch
Finally, the photoresist is completely removed and the wafers are sintered (at
-450 C) to produce good ohmic contacts at the Aluminum / Silicon
junctions.
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3.2 CMOS Process Modifications:
Numerous changes were made to the original P-well (single level poly,
single level metal) CMOS process to produce a double level poly (single level
metal) P-well CMOS process capable of fabricating CID-based imaging
arrays. These changes have potential benefits to other processes run at RIT,
in addition to future applications such as CCD array fabrication and
submicron CMOS. Before analyzing the test data gathered from the wafers,
the potential benefits from the process alterations will be outlined.
First, all wafers should be coated with resist prior to having their
backsides scribed. In the past the wafers bare device side had been placed on
a cleanroom crew wipe to protect it during the scribe operation. While this
was thought to be sufficient protection for the device side, an inspection step
performed on a previous lot revealed scratches large enough to be seen under
lOx magnification. Although this procedure adds an additional two steps to
the process (spin coat, and resist ash), its effect on final yield should more
thanmake up for this.
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The pad oxide thickness should be reduced to -500A to nunimize the
"bird's
beak"
effect on the active area, without inducing crystalline defects in
the substrate. Crystal defects (undesirable for all devices because they
increase leakage currents) are especially bad for CID's, since they can
drastically effect the injection operation. In the past, a pad oxide thickness of
1000A was used in conjunction with a 1500A Si3N4 layer for LOCOS
isolation. The pad oxide was made intentionally thick to protect the substrate
during Si3N4 etching in the
Plasmatherm
PJE; a tool that lacked both
selectivity and uniformity. With active area dimensions relatively large the
"bird's
beak"
effect was not readily evident, yet it limited the process
applications to feature sizes >2 pm. With the switch to a more selective Si3N4
etch recipe and the use of the GEC cell, the reduced pad oxide will still
protect the substrate and allow device scaling into submicron dimensions
(-0.9 - 0.8 pm). With the amount of Si3N4 consumed during the field oxide
growth (~ 30A) being so small, the original nitride thickness could easily be
reduced to -1200Awhich would further reduce the chance of crystal defects.
After field oxidation, the Si02 layer formed on the Si3N4 film should be
removed with a plasma etch (see process step #23 for specifics) instead of the
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current buffered HF (BOE) solution. As with all wet chemical etches, the
BOE is highly selective with respect to the nitride. Since the composition of
the Si02 and Si3N4 films are not stoichiometric near their
"interface"
(more
like an oxynitride film of varying composition), an overetch must be
performed to remove all traces of Si02 which is not readily etched by the
following nitride etch recipe (process step #23). The overetch significantly
reduces the field oxide thickness and overexposes the substrate, while the wet
etch and D.L water rinse add to the processing time. By adopting the dry
oxide etch, which is only -700 A/min and not as selective, less field oxide
would be removed and throughput would increase (etch time per wafer only
increases by approx. 30 sec).
The NMOS Vt adjust mask should be eliminated from the process, and
replaced with the P-well mask. Previous test chip designs used an NMOS Vt
mask the approximate size of the active region, and significantly smaller than
the P-well mask. By re-using the P-well mask for the NMOS VT implant the
number of written masks would be reduced by one. The NMOS transistor
characteristics (i.e.: reduced leakage currents) may possibly improve, since
the larger P-well mask would reduce the chance of overlay error masking part
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of the active area from the threshold implant (areas masked from the implant
would have a lower VT, thus increasing the subthreshold current).
The use of two gate oxide growth recipes should be eliminated in favor
of one (the second; step #43), which should also be used as the pad oxide
recipe. Previous specifications called for 500A first level gate oxides to be
grown at 1100 C (~ 8 minutes) while 500A second level gate oxides were
grown at 1000 C (45-55 minutes). Closely matching the
thickness'
required
tight tolerances on the first growth and proved very difficult. Adopting the
second growth recipe for both steps would improve repeatability for gate
oxidations and allow a closer thickness match between the two levels. This
should help improve the Vt uniformity across the wafers and from lot to lot.
Using this recipe for the pad oxide would provide an early indication of
fluctuations in the process (requiring growth time alterations), since the pad
oxide thickness is less critical than the gate oxide thickness.
Prior to the deposition of all LPCVD films (especially polysilicon and
LTO), the reactor should be allowed additional time to stabilize at the desired
temperature. Temperature fluctuations varying in magnitude from 10-20 C
were observed during the fabrication process. While not detrimental to the
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operation of finished devices, the fluctuation will effect the properties (grain
size and structure in polysilicon), uniformity, and deposition rate (LTO) of the
deposited films. Allowing the reactor to stabilize at the desired temperature
will significantly improve lot to lot uniformity, as well as repeatability.
The use of (Emulsitone) N-250 spin on dopant should be adopted for
all N-type polysilicon doping, in accordance with the procedure outlined in
process steps #35 and #36. The N-250 solution yielded sheet resistance's of
-20 Q./cm when properly used. However coating nonuniformities and
insufficient preface times cause sheet resistance deviations across the wafers,
as well as residual organic contamination. By increasing the preface time to
-60 minutes (with the possible addition of increasing their spacing when
placed in the oven using the quartz diffusion boats, or laying them flat in the
oven without a boat) and adding a 10-15 minute APM bath after the spin on
dopant removal, the resultant doped polysilicon films should have uniformly
low sheet resistance's.
The polysilicon plasma etch recipe should be changed to 12.5 seem 02
+ 37.5 seem SF6 at 20 watts and 300mtorr pressure, to improve polysilicon
linewidth (i.e.: gate length) uniformity across the wafer as well as reducing
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the loss of underlying gate oxide. The current polysilicon etch recipe is done
at 400 mtorr and while somewhat selective over oxide, exhibits significant
nonunrformities in etch rate across the wafer. The polysilicon on the wafers
center die can clear in as little as 35 seconds while the edge die take up to 60
seconds to clear. As a result, the center die must be substantially overetched,
often to the point that 2pm transistor gates disappear. The new recipe (from
Dr. Lane's thin films lab) uses a higher Oxygen to Fluorine ratio with a lower
power to improve the uniformity of reactants across the wafer surface, which
results in an etch that is selective and of a uniform rate. As with all plasma
etching, the etch rate should be verified before processing device wafers.
The LTO passivation film should be deposited before the source/drain
anneal, instead of after it. By performing the source/drain anneal with the
LTO film on the wafers, the loss ofN+ dopants (phosphorous) to evaporation
is miriimized and the LTO film is "densified". As a result, the film exhibits an
etchrate in buffered HF close to that of thermally grown Si02. This minimizes




wafers should proceed and follow device wafers during
thermal steps, film depositions, and oxide growths. Non-uniformity's in
temperature and flowrate during processing have been observed to cause
significant deviations in film uniformity for small (5-15 wafer) lots. The most
severely effected appear to be the ones at either end of the boats, possibly
due to deviations from laminar flow at these regions. Placing clean
"dummy"
wafers on either end of the device wafers improves the flow characteristics
over the entire lot, as well as reducing thickness deviations on the
"end"
device wafers. They would provide an easier method of measuring film
thickness deviations across wafer lots and serve as convenient source of films
to verify etchrates. Dummy wafers could be reused numerous times, then
"retired"
as lithography blanks.
A bottom anti-reflective coating (BARC) should be used on all metal
level photolithography steps for patterning linewidths less than 4 pm.
Because of the necessary latitude provided in the standard photolithography
process (i.e.: overexposure), some linewidths must be biased if they are to be
accurately reproduced in highly reflective underlying films. Biasing is an
adequate technique for patterning 2pm lines in polysilicon, but is not effective
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for small lines with films as highly reflective as Aluminum. Using a BARC
coating (BARC films are just heavily dyed photoresists that bleach slowly
upon exposure to light) between the Aluminum and photoresist layers
minimizes the linewidth reduction effects from standing waves, and allows
2-
3pm lines to be easily patterned. Adopting the same BARC coating
characterized in all lithography labs would simplify its addition to the
process, as well as providing data to monitor its process latitude.
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3.3 Process Simulation:
Before proceeding with the actual processing of device wafers,
transistor simulations were performed using the P-well CMOS, double level
polysilicon, single level metal process parameters. These parameters were
used in conjunction with SUPREM IV andMEDICI simulation software from
Technology Modeling Associates, to 1) double check that the process
modifications made working transistors with acceptable characteristics, and
2) compare the simulated results with the actual results and see if
modifications need to be made to any of the models/parameters used by the
software.
Analysis of the simulated results yielded acceptable values that
corellated reasonably well with the actual results. The one major exception
was the first gate oxide thickness, which was almost 100 A too thin.
However, no modifications were made to the process since this was attributed
to residual TCA (Trichloroethylene) in the furnace, and could not be
accounted for in the simulation. Overall, the results indicated that the major
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process modifications would have the desired impact on device
characteristics, and that no significant process alterations were necessary.




After the fabrication process was completed, the data from several
process steps was collected and compared to calculated results for the same
steps using SUPREM IV simulation software:
Process parameter Target value Measured SUPREM IV
Alignment Oxide 5000 A ~ 4950 A 6141 A
Well Oxide 3000 A -4100 A 4492 A
Pad Oxide 500 A -450 A 378 A
Nitride 1500 A ~ 1300 A 1500 A
Field Oxide 10,000 A - 10,700 A 11,776 A
Kooi Oxide 1000 A -850 A 1083 A
1st
Gate Oxide 500 A -420 A 374 A
2nd
Gate Oxide 500 A -415 A 480 A
The wafers were also tested in accordance with factory test procedures for P-
well CMOS lots, and certain measured parameters were compared with





































































8.609 8.242 7.807 7.711
11.273 5.286 7.225
54.96 56.04 43.36
0.01818 0.01360 0.01272 0.01304
-0.513 -0.645 -0.555 -0.655
3.191e"6 4.18e"6 2.571e'6 2.61e"6
8.916 10.254 8.678 9.115
-5.022 -7.508 -4.654
-378.4 -2.731 -0.203
0.04196 0.05916 0.03728 0.03443
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Wafer #
Test Parameters D3 D4 D6 Dll
PMOS (poly 2):
VT (volts) -0.340 -0.501 -0.410 -0.237
Gm (mamps/volt)
672e"9 750e"9 1.565e"6 1.213e"6
SubVT slope (decade/volt) 10.95 9.233 10.230 10.660
Id sub-max (namps) -1.117 -4.199 -1.185
Id sub-min (p*amps) -30.08 -43.0 -47.0








V. Analysis and Discussion:
Analysis of the test data yielded surprising results, some of which
indicated additional process modifications. Initial testing started with sheet
resistance measurements on the Van Der Pauw structures. After all tests
involving the P+ S/D structure failed (at different locations) for wafer #D11,
it became evident that a contact problem existed. Sufficient current could not
be forced through the resistor to read the voltage drop existing across it,
indicating the possibility of an insufficient sinter step or the existence of a thin
(>100A) Si02 layer between the Aluminum film and the semiconductor
regions. Since the contact cuts were significantly overetched and the final
pre-
metal HF dip was 50% longer than required (the HF dip lasted 90 seconds
followed by a 30 second Dl water rinse and a rinse in the spin rinser-dryer,
where the wafers remained in dry Nitrogen until being placed in the
CVC
sputter system), the contact problem was attributed to an insufficient sinter
step. Closer examination of the Aluminum film revealed
"specks"
of an
unknown material throughout, which was later determined to be Silicon. With
the Silicon content of the Aluminum obviously greater than 1%, good Al/Si
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ohmrc contacts would not be formed unless the sinter temperature was raised
above 450 C. Lacking any indication of the actual Si content, rework was
attempted on the Aluminum for five of the remaining six wafers (all wafers
were originally coated with sputtered Al /l/oSi at the same time, but only
three were sintered at 450 C to see ifjunction spiking occurred). Removal of
the Silicon particles proved difficult while redoing the Aluminum films, and
all five wafers were eventually scrapped. The one remaining wafer, #D4, was
sintered at 500C for 60 minutes. While this reduced the contact resistance to
a point where current could be passed through the test structures and the
regular test programs would work, it caused a significant amount of
Aluminum to diffuse into the semiconductor (which showed up as a series
resistance on the NMOS transistor conductivity curves). Thus, while wafer
#D4 could initially be tested as normal, wafers #D3, #D6, and #D1 1 required
that the contact resistance was first broken down (by increasing maximum
voltage on each structure's test program to 20 volts, and forcing current to
break down the resistance). After this treatment the Van Der Pauw resistors
for all three wafers still exhibited problems, and the test programs had to be
changed to sweep voltage for accurate readings.
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Overall, the sheet resistance measurements on the Van Der Pauw
structures exhibited better uniformity across each wafer and between different
wafers than was originally expected.
The P+ S/D sheet resistance was higher than expected, at
~ 85 Q/sq.
Although an acceptable value, it is most likely due to the use of BF2 for the
source/drain implant. The
Varian
400 ion implanter used during fabrication
is a low current model that analyzes (separates) the specific ions before
acceleration. Ions like BF2 can disintegrate during acceleration causing a
reduced dose of BF2 to be implanted at the desired energy, along with B11,
BF, and F ions being implanted at significantly different energies. The end
result is an unpredictable implant of varying composition, with a potentially
negative impact on device performance. Since significant problems were
experienced with the Boron source during the P+ S/D implant, this would
appear to be a valid conclusion. To eliminate this problem from future lots, all
P+ S/D implants should be performed using Bn ions.
The N+ S/D sheet resistance was significantly higher than expected, at
~ 80 Q/sq. Previous factory lots exhibited sheet resistance's of ~ 30 2/sq.,
and had good ohmic contacts between the Aluminum and N+ regions. The
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eventual appearance of a slight series resistance on Aluminum/ N+ contacts
confirmed that the changes made to the N+ S/D implant (a lei 5
ions/cm2
dose of P31 at 80 KeV) did not provide the required
lel9/cm3
dopant level at
the surface of the source/drain region, which is necessary for the formation of
ohmic contacts between Aluminum and N+ Silicon. The problem is believed
to be from the residual gate oxide over the source/drain region being
significantly less than 500A, which was used to model the implant profile. If
the remaining oxide was thinner than expected, the peak of the implant would
be deeper in the substrate and the surface concentration (after annealing)
would be reduced by orders ofmagnitude. Without the necessary control over
(or relevant thickness information about) the residual amount of gate oxide
covering the source/drain region, the best solution would be to follow the
steps in the N-well process and remove the oxide before the implant. By
performing a 30 second buffered HF etch on the wafers after exposure of the
N+ S/D mask, the residual oxide would be removed prior to ion implantation.
The energy of the implant should then be reduced
to -33 KeV, which has
been proven to form good Aluminum/ N+ Silicon ohmic contacts for a P3i
dose of lei 5 ions/cm2. By using a lei 5
ions/cm2




dose, the time needed to perform the N+ S/D implant
is reduced by ~ 75%.
The P-well sheet resistance was approximately 1200 Q/sq. Although a
reasonable value, the significant fluctuations observed across individual
wafers during testing may have caused error in this value. The majority of
values were in the 1100-1200 Q/sq. range, but several were as high as 3370
Q/sq. While no indications exist as to the cause of this, the most likely one is
thought to be an improperly set scan frequency on the ion implanter during
the P-well implant.
The N+ poly and
N-
poly sheet resistance's were surprisingly low, at ~
17.5 Q/sq. and ~ 22 Q/sq. respectively. These low values are unquestionably
due to the effectiveness of the N-250 spin on dopant.
Finally, the metal sheet resistance was also surprisingly low, at ~
0.0474 Q/sq. Considering the high Silicon content of the film, this small a
resistance was completely unexpected. To eliminate the Silicon contamination





Contact conductance Gc measurements were also lower than expected
(in comparison to past factory lots), with the exception of the metal/ N+
value. Gc for the metal/poly structure was lower than expected at
1.65e"3
mho/pm2, as was the metal/P+ structure at
1.118e"3
mho/pm2. The metal/N+
structure tested at an acceptable, yet slightly high, Gc value of 7.565c"4, most
likely due to the previously mentioned problem with N-type dopant
concentration.
The measured transistor parameters were suprisingly uniform across
individual wafers, as well as between them. When compared to past factory
lots, the NMOS and PMOS transistors fabricated with the new process
showed excellent operating characteristics.
The most unexpected results came from the NMOS transistors, which
had threshold voltages closer to +1 volt than any previous lot. Aside from the
previouslymentioned series resistance, the average Vt for all four wafers was
0.982 volts, which is so close to the desired value that no further adjustments
should be made. The transconductance Gm was low, at amps/volt, as
was the channel length modulation parameter X, at ~0.01439/volts2. This
seemed to indicate good long channel characteristics for the 6pm/32pm
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NMOS, which was supported by the ID-VD conductivity curves. Subthreshold
characteristics were acceptable with both IDsUbmin and IDsubmax slightly lower
than expected, although IDsUbmax was potentially too low. However the
subthreshold slope SS was -8.1, indicating a good transition between
"on"
and "off".
The (first level poly) PMOS transistors were also better than expected,
but lacked the uniformity displayed by the NMOS transistors. Threshold
voltages varied significantly on wafers #D3 and #D6, with their average VT
being -0.534 volts. Wafers #D4 and #D11 displayed much better uniformity
along with an average VT of -0.65 volts, which appears to be the correct
value. The PMOS VT is -0.35 volts off the desired value of -1 volt, which
requires a threshold adjust implant of Phosphorous (dose =
ions/cm2
at an energy of 80 KeV, through the Kooi oxide). This poses a
problem, since threshold adjust implants at RIT have always used Boron. To
perform this implant will require an additional mask level that defines only the
PMOS active area. However, fabrication of an additional mask can be
avoided by using a negative photoresist (or AZ 1524-E in image reversal) and
exposing it with the P-well mask. This will mask all NMOS transistors from
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the implant, and allow older mask levels to be used with this process.
Transconductance Gm, at ~
3.14e"6
amps/volt, and the channel length
modulation parameter X, at 0.0432 /volts2, were also less than on previous
factory lots. These low values imply good long channel behavior for the
PMOS transistors, as should be expected for a device with 16 pm/ 32pm
dimensions. Subthreshold characteristics were similar to the NMOS
transistor, as iDsubmin and iDsubmax were both lower than expected. The




Finally, several second level poly PMOS transistors were examined on
wafer #D4. Unlike the first level poly transistors, their performance was not
as good as was expected. The threshold voltage, as expected, had shifted
slightly to -0.501 volts. The channel length modulation parameter X, at
0.01125 /volts2, had slightly declined but the transconductance GM dropped
almost an order of magnitude to amps/volt. While these devices
should still exhibit good long channel behavior, the effect of these parameters
on CID operation is not known. Subthreshold currents were also reduced by
an order ofmagnitude, but the subthreshold slope was more than acceptable
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at a value of 9.23. However, the greatest concern is the Id-Vd conductivity
curve. The maximum drain current is only 45.16 pamps (using the standard
test program) which seems quite low, even when taking into account the
smaller 10 pm /20pm device dimensions.
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VI. Conclusions:
Numerous changes were made to the original P-well (single level poly,
single level metal) CMOS process to produce a double level poly (single level
metal) P-well CMOS process capable of fabricating CID-based imaging
arrays. These changes have potential benefits to other processes run at RIT,
in addition to future applications such as CCD array fabrication and
submicron CMOS.
Transistors made from the first polysilicon level will be more than
adequate for address circuitry, amplifier, and pixel applications, once the
contact problem with the NMOS has been fixed and the PMOS Vt is
adjusted. Second level polysilicon PMOS transistors seem acceptable, with
the exception of the threshold voltage, but the low value for IDsatmay have an
effect on CID pixel performance. This may be the result ofboron depletion in
the channel (from the two gate oxidations), and should be investigated if
fabricated arrays exhibit poor performance.
With the necessary modifications, the process should produce an
operational CID (or CCD) array.
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APPENDIX A
Description OfCMOS Process Operations
A-l
CMOS Processing:
The basic process is derived from a single level polysilicon P-well
CMOS process. Modifications have been made to the original process that
result in a double level polysilicon (P-well) CMOS process, which is capable
of forming both the imaging structures and address circuitry. The resulting
process was used to fabricate both the CIDTEC testchip and the RIT P-well
CMOS testchip on all ten device wafers, and is as follows:
Step#l: DE01: 4PT PROBE
One wafer from the lot was probed to measure the sheet resistance. At
a voltage of 0.47 volts a current of 0.001 Amps was measured, indicating a
sheet resistance of -3.9 Ohm-cm, which was close to the 4.5 Ohm-cm sheet
resistance listed on the container.
Step #2: ID01: SCRIBE
fl-2
Prior to scribing the ID number on the back of each wafer, all wafers
were spin coated with photoresist (Shipley 812 positive resist) using program
7,3,3 on the wafertrac to protect the device side from scratches. After
scribing, the photoresist coat was removed with a
"piranha"
bath (3 parts
H2SQ4 and 1 part H202).
Step #3: CL01: RCA CLEAN
Prior to the growth of the alignment oxide, the wafers were cleaned of
contaminants in solutions of HC1/H202 (Hpm), 50:1 HF, and NH40H/H202
for 10 minutes/ 1 minute/ 10 minutes respectively. They were rinsed in D.L
water following each bath and dried in the spin rinser/dryer (SRD).
Step #4: OX04: WET OXIDE DIFFUSION
An 1100 C wet oxidation to grow -5000 A of Oxide. This masks
regions other than the P-well during the well drive, in addition to forming a
step height between the substrate and P-well regions which serves to form the
alignmentmark.
fl-3
Step #5: PH03: PHOTOLITH (WELL)
Using the wafertrac, Shipley 812 positive photoresist is coated using
program 7,3,3, exposed on the
GCA
6800 stepper to define the P-well
region, and developed usingMF 321 developer on program 7,2,2.
Step #6: ET06: OXIDE ETCH
Lithographically defined oxide is etched in a buffered HF solution to
expose the silicon substrate.
Step #7: IMO1 : ION IMPLANT
A dose of 4el2
ions/cm2
Bll at an energy of 50 KeV are implanted
into the exposed silicon, to provide the p-type dopants for the well regions on
the substrate.
Step #8: ET07: STRIP
The masking photoresist layer is exposed to a 300 watt Oxygen plasma
which completely removes it.
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Step #9: CL01: RCA CLEAN
The wafer are cleaned of contamination (prior to the well drive) using
the same HPM/ HF /APM solutions as in step #3, for 10 minutes/ 1 minute/
10 minutes respectively.
Step #10: OX06: DRY OXIDE DIFFUSION
The previously implanted Bll dopants are allowed to diffuse for 20
hours at 1125 C to form the P-well. An initial 4 hour diffusion in Oxygen
forms -3000 A of oxide over the well regions, while leaving the oxide
masked regions essentially unchanged. The device wafers were accidentally
exposed to 8.5 hours ofOxygen which required reducing the time in Nitrogen
from 16 to 12 hours, in order to maintain the required well dopant profile.
Step #11: ET06: OXIDE ETCH
All oxide is etched off the wafers using buffered oxide etch. This
leaves the P-well regions (and alignment marks) defined by their reduced step
height in comparison to the bulk Silicon regions.
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Step #12: OX05: DRY OXIDE DIFFUSION
A 500 A pad oxide is grown in furnace #12 during a dry oxidation at
1 100 C to serve as a buffering layer between the substrate and the following
Si3N4 layer. It is recommended that this growth be changed to the same
specifications as the second gate oxide growth (~55min. 02 at 1000 C) to
both increase the repeatability of this step, and serve as an indicator in case
the gate oxidation needs to be adjusted for time.
Step #13: CV02: LPCVD NITRIDE
1500 A of Si3N4 are deposited using low pressure chemical vapor
deposition at 810 C on all wafers. Since less than 300 A will decompose
during the later field oxidation, it is recommended that the deposited
thickness be reduced to -1200 A to reduce both the stress on the substrate
and the chance for crystal defect formation during field oxidation.
Step #14: PH03: PHOTOLITH (ACTIVE)
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As in step #5, Shipley 812 positive photoresist is spin coated using
program 7,3,3, exposed to define active areas, and developed using MF 321
developerwith program 7,2,2.
Step #15: ET09: NITRIDE ETCH
In the GEC plasma cell, SisN4 is etched using a 50 watt SF6 plasma at
300 mtorr pressure (30 seem SF6 flowrate) for 60 seconds. It is recommended
that the etchrate of the plasma is determined from test wafers prior to etching
device wafers, in order to minimize overetchrng.
Step #16: ET07: STRIP
All photoresist is removed from the wafers using a 300 watt Oxygen
plasma.
Step #17: PH03: PHOTOLITH (CHANNEL STOP)
Similar to step #5, Shipley 812 positive photoresist is spin coated using
program 7,3,3 , exposed to define the region surrounding the P-well, and
developed usingMF 321 developer
with program 7,2,2.
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Step #18: DvIOl: ION IMPLANT
A dose of 8el3
ions/cm2
Bl 1 at an energy of lOOKeV is implanted into
the region surrounding the well to insure that the dopant level after oxidation




Step #19: ET07: STRIP
All photoresist is removed from the wafers in a 300 watt Oxygen
plasma.
Step #20: ET06: OXIDE ETCH
Pad oxide exposed in regions where the Si3N4 was etched off, is
removed prior to field oxidation using a bufferedHF solution.
Step #21: CL01: RCA CLEAN
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The wafers were cleaned of contaminants using the same previously
mentioned HPM/ HF/ APM solutions for 10 minutes/ 1 minute/ 10 minutes
respectively.
Step #22: OX04: WET OXIDE DIFFUSION
A field oxide of -10,000 A is grown in a wet Oxygen ambient at 1 100
C for 210 minutes to isolate the active regions from each other. The resulting
field oxide is of a semi-recessed nature.
Step #23: ET07: NITRIDE ETCH
The Si3N4 that decomposed into Si02 during the oxidation is etched off
in a buffered HF solution (30 seconds 10:1 BOE) prior to the plasma nitride
strip (30 seem SF6 at 300 mtorr and 40 watts). It is recommended that this
step be eliminated in favor of a plasma oxide etch that would reduce the field
oxide thickness loss and increase throughput. A suitable recipe would be 30
seem CHF3 plus lsccm 02 in a -40 watt, 30 mtorr plasma. This should result
in a highly anisotropic etch of -500 A/minute, and would less than 1 minute
per wafer to the overall plasma etch.
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Step #24: ET06: OXIDE ETCH
Underlying pad oxide is removed from the active areas with a buffered
HF solution. The etchrate of the HF solution should be measured just prior to
etching, to determine the time that allows all pad oxide to be removed with a
mirnmum thickness loss to the field oxide.
Step #25: CL01: RCA CLEAN
Contaminants are again removed from the wafers using the previously
described solutions ofHPM/ HF /APM for 10 minutes/ 1 minute/ 10 minutes
respectively.
Step #26: OX04: WET OXIDE DIFFUSION
A 1000 A wet ("Kooi") oxide is grown at 900 C to decompose any
Si3N4 whichmay have formed on the active regions during the field oxidation.
The oxide will also allow proper placement of the peak concentrations for
both threshold adjust implants in the substrate.
/HO
Step #27: IM01: ION IMPLANT
A dose of l.Oell
ions/cm2
Bll at an energy of 60KeV are implanted
over all regions of the substrate for adjusting the threshold voltage of the
pmos transistors to -1 volt.
Step #28: PH03: PHOTOLITH (NMOSVT)
As in previous steps, Shipley 812 positive photoresist is spin coated on
all wafers using program 7,3,3, exposed to define the regions to receive the
nmosvt implant, and developed usingMF 321 developer with program 7,2,2 .
It is recommended that the P-well level photomask is used instead of the
nmosvt level, since it will expose all of the well area and reduce the number
ofmask levels to be fabricated.
Step #29: EVIOl: ION IMPLANT
A dose of 1.2el2
ions/cm2
Bll at an energy of 60 KeV are implanted
into the defined P-well regions to adjust the threshold voltage of the nmos
transistor to +1 volt.
rVll
Step #30: ET07: STRIP
All photoresist is removed from the wafers by exposure to a 300 watt
Oxygen plasma.
Step #31: ET06: OXIDE ETCH
The 1000 A
"Kooi"
oxide grown in step #24 is etched off in a
buffered HF solution. Again, the etchrate of the HF should be determined just
prior to etching the device wafers to insure complete removal of the oxide and
minimal loss of field oxide.
Step #32: CL01: RCA CLEAN
Contamination is cleaned from the wafers using the previously
mentioned solutions ofHPM/ HF /APM for 10 minutes/ 1 minute/ 10 minutes
respectively.
Step #33: OX06: DRY OXIDE DIFFUSION
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A 500 A gate oxide is grown in furnace #12 during a dry oxidation at
1100 C, for both the address circuitry transistors and the imager area
structures. It is recommended that this step is changed to follow the second
gate oxide recipe (new pad oxide recipe) of 55 minutes at 1000 C to increase
the repeatability of this oxide growth. In addition the TCA clean should be
performed when the furnace stabilizes at 900C, since the effectiveness of the
TCA increases with temperature.
Step #34: CV01: LPCVD POLYSILICON
Approximately 6000 A ofpolysilicon are deposited on the wafers using
low pressure chemical vapor deposition at 610 C. It is recommended that
extra time and care are taken during the setup of the LPCVD reactor to insure
that a stable temperature gradient exists prior to deposition. This will help to
reduce thickness variations across the wafer lot.
Step #35: DI04: N-TYPE DIFFUSION
N250 spin on dopant is spin coated on all wafers at 3000 rpm -30
seconds, prebaked at 200 C for 15 minutes, then diffused at 1000 C for 15
A- 13
minutes. Due to difficulties encountered with this technique, It is
recommended that the N250 solution is spin coated before reaching room
temperature in the following manner: spin coat several ml of N250 for -5
seconds at 500 rpm (to initially coat wafer), immediately spun at -2000 -
3000 rpm to achieve final coating thickness, prebaked at 200 C for at least 1
hour, then diffused at 1000 C for 15 minutes. Coating non-uniformity's and
insufficient prebaking were believed to be the cause of sheet resistance
fluctuations, and these additional steps should eliminate these problems.
Assuming these steps do not eliminate the problem, an additional coating of
N250 solution at the previously defined parameters is recommended
following the prebake and prior to the 1000 C diffusion.
Step #36: ET06: OXIDE (SOG) ETCH
All spin on dopant is etched off the deposited polysilicon using a
buffered HF solution. It is recommended that a visual inspection follow this
step, since an insufficient prebake may result in a residual
"film"
on the
polysilicon surface that cannot be removed by the HF solution. Should a film
be observed, a 10
- 15 minute immersion in an APM solution should remove
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it. Sufficient prebake time should not produce a residual film after etching the
spin on dopant.
Step #37: DE01: 4PT PROBE
Polysilicon sheet resistance is measured at 5 points on the wafer to
insure adequate doping of the gate material.
Step #38: PH03: PHOTOLITH (POLY 1)
As in previous photolithography steps, Shipley 812 positive photoresist
is spin coated using program 7,3,3, exposed to define the gate regions for the
first polysilicon level, and developed using MF 321 developer with program
7,2,2 .
Step #39: ET08: POLYSILICON ETCH
Using the GEC plasma cell, the polysilicon was patterned in an SF6\ 02
plasma (42 seem SF6, 7.5 seem 02, 400 mtorr pressure, 40 watts power) for
approximately 60 seconds per wafer. Visual endpoint
detection was used for
all wafers, due to the tendency of this plasma to etch faster in the center of
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the wafer than at the edges. It is recommended that either this recipe is
changed to use a lower processing pressure (i.e.: -225 mtorr instead of 400
mtorr), or that the following recipe be used instead: 37.5 seem SF6, 12.5 seem
02, 300 mtorr pressure, at 20 watts power. While both recipes should yield
more uniform results, the second should provide a better selectivity over the
underlying gate oxide.
Step #40: ET07: STRIP
All photoresist is removed from the wafers by exposure to a 300 watt
Oxygen plasma.
Step #41: ET07: OXIDE ETCH
All wafers are placed in a buffered oxide solution to remove gate oxide
damaged from the polysilicon etch from areas where it will be re-grown. It is
recommended that the etch rate of the bath be determined immediately prior
to this step, to insure the wafers remain in the bath long enough to etch all the
exposed gate oxide with a minimal loss to the field oxide.
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Step #42: CL01: RCA CLEAN
Contamination is removed from all wafers by cleaning with the
previously described solutions ofHPM7 HF / APM for 10 minutes/ 1 minute/
10 minutes respectively.
Step #43: OX06: DRY OXIDE DIFFUSION
A second 500 A gate oxide is grown in furnace #12 on all areas of
exposed single crystal silicon in a dry Oxygen ambient at 1000 C for 55
minutes. In addition, an insulating layer of -800 A of oxide is grown on all
exposed polysilicon, which will insulate it from the second polysilicon layer.
It is recommended that this recipe be used ,as previously mentioned, for all
gate oxide growths and the pad oxide growths to increase uniformity. As in
the previous gate oxidation, the TCA should be used when the furnace
reaches 900C to increase the effectiveness of the TCA.
Step #44: CV01: LPCVD POLSILICON
Approximately 6000 A ofpolysilicon are deposited on the wafers using
low pressure chemical vapor deposition at 610 C. As with the previous
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polysilicon deposition, it is recommended that additional time be allowed
during the setup and stabilization of the LPCVD reactor.
Step #45: DI04: N-TYPE DIFFUSION
As in step #35, N250 spin on dopant is coated on all wafers at -3000
rpm for 30 seconds, prebaked at 200 C for 15 minutes, then diffused at 1000
C for 15 minutes. Again, the same recommendations made in step #35
should also be applied to this step.
Step #46: ET06: OXIDE ETCH
The spin on dopant is removed from all wafers using a buffered HF
solution. As in step #36, the wafers should be inspected for traces of residual
organics and treated with an Apm solution as necessary.
Step #47: DE01: 4PT PROBE
Polysilicon sheet resistance is measured at 5 points on the wafer to
insure adequate doping of the gate material.
*-18
Step #48: PH03: PHOTOLITH (POLY 2)
As with previous photolithography steps, Shipley 812 positive
photoresist is spin coated on all wafers using program 7,3,3, exposed to
define the second level polysilicon gate regions, and developed usingMF 321
developer with program 7,2,2.
Step #49: ET08: POLYSILICON ETCH
Using the GEC plasma cell, the polysilicon gate regions were patterned
using the previously mentioned SF6/ 02 plasma as in step #39 (42 seem SF6,
7.5 seem 02, 400 mtorr etch pressure, 40 watts power). It is recommended
that the same changes mentioned in step #39 also be applied here to improve
umfomity across the wafer.
Step #50: ET07: STRIP
All photoresist is removed from the wafers using a 300 watt Oxygen
plasma.
Step #51: PH03: PHOTOLITH
(P+ S/D)
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As with previous photolithography steps, Shipley 812 positive
photoresist is spin coated on all wafers using program 7,3,3, exposed to
define the P+ source-drain regions, and developed using MF 321 developer
with program 7,2,2.
Step #52: DVI01: ION IMPLANT
A dose of 2el5
ions/cm2
BF2 at an energy of 150 KeV are implanted
into the defined P+ active regions on each wafer to form the source and drain
regions for the PMOS transistors.
Step #53: ET07: STRIP
All photoresist is removed from the wafers using a 300 watt Oxygen
plasma.
Step #54: PH03: PHOTOLITH (N+ S/D)
As with previous photolithography steps, Shipley 812 positive
photoresist is spin coated on all wafers using program 7,3,3, exposed to
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define all N+ source/drain regions, and developed using MF 321 developer
with program 7,2,2.
Step #55: IM01: ION IMPLANT
Due to a problem with the high voltage supply on the implanter, the
required implant dose of4el5
ions/cm2
Phosphorous at an energy of 120 KeV
could not be performed. Instead, an implant dose of lei 5
ions/cm2
Phosphorous at an energy of 80 KeV was done into all the defined N+ active
areas, to form the source and drain regions on the NMOS transistors.
Step #56: ET07: STRIP
All photoresist is removed from the wafers using a 300 watt Oxygen
plasma.
Step #57: CL01: RCA CLEAN
The wafers were cleaned of contaminants using the previously
described HPM/ HF/ APM solutions for 10 minutes/ 1 minute/ 10 minutes
respectively.
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Step #58: CV03: LPCVD LTO
Approximately 3000 A of low temperature oxide are deposited on all
wafers using low pressure chemical vapor deposition at 410 C. It is
recommended that, as in previous LPCVD steps, additional time is taken
during the set-up of the LPCVD reactor to allow for stabilization of a proper
temperature gradient. This should help minimize wafer to wafer thickness
non-uniformities .
Step #59: OX08: ANNEAL
All wafers are diffused at 950 C for 30 minutes (15 minutes Nitrogen,
15 minutes Oxygen) to anneal out crystal damage from the previous implants,
and to activate all implanted dopants. In addition, the deposited LTO film will
be
"densified"
by this step (it's etchrate in buffered HF solutions will be
reduced to that of thermally grown oxide). This
" densification"
will reduce
the rninimum distance between vias, and allow smaller diameter vias to be
placed closer together.
rt-22
Step #60: PH03: PHOTOLITH (CONTACT CUTS)
As with previous photolithography steps, Shipley 812 positive
photoresist is spin coated on all wafers using program 7,3,3, exposed to
define the contact cut areas, and developed using MF 321 developer with
program 7,2,2.
Step #61: ET06: OXIDE ETCH
The LTO and residual gate oxide films are etched from the exposed
contact cut regions using a buffered HF solution. It recommended that the
etchrate of the HF solution be determined immediately prior to etching the
device wafers. Additionally, a test wafer (with a densified LTO film that
equals or exceeds the film on the thickest device wafer) should be etched with
all the device wafers to help determine endpoint. Once the test wafer "pulls
dry"
from the HF solution, an additional
1- 2 minute overetch should be
added to allow complete removal of the oxide films. Visual inspection should
follow the D.L water rinse and dry.
Step #62: ET07: STRIP
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All photoresist is removed from the wafers using a 300 watt Oxygen
plasma.
Step #63: CL01: RCA CLEAN
Contamination is removed from the wafers using the previously
mentioned HPM/ HF/ APM solutions for 10 minutes/ 1 minute/ 10 minutes
respectively, except that an additional 1 minute HF dip follows the Apm bath
to remove any oxide grown by the bath. This results in exposed silicon
regions which should form good
"ohmic"
contacts with the following
Aluminum film.
Step #64: ME01: ALUMINUM DEPOSIT
Approximately 7500 A of Aliiminum are deposited using the
CVC
sputter system (base pressure ~5e-6 mtorr, 340 Volts, 10 Amps, for -20
minutes (with a 7-10 minute pre-sputter)). Due to contact problems with the
Aluminum films sputtered from this machine, it is recommended that the
evaporation system be used until adequate films can be sputtered.
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Step #65: PH03: PHOTOLITH (METAL)
As in previous photolithography steps, Shipley 812 positive photoresist
is spin coated on all wafers using program 7,3,3, exposed to define the metal
lines and pads, and developed using MF 321 with program 7,2,2. It is
recommended that for features smaller than 4 microns, a bottom anti-
reflective coating is used to minimize linewidth variations due to the reflective
nature of the Aluminum.
Step #66: ET05: ALUMINUM ETCH
Aluminum exposed by the previous photostep is etched off the wafers
in a bath ofAlurninum etch (Phosphoric acid, Nitric acid, and Acetic acid) at
50 C. It is recommended that, for optimum linewidth control, the bath
temperature is reduced to 40 C and all wafers are etched individually using
visual endpoint detection. This should improve uniformity on dimensions at or
below 4 microns. Visual inspection following rinsing and drying is also
recommended.
Step #67: ET07: STRIP
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All photoresist is removed from the wafers in a 300 watt Oxygen
plasma. It is recommended that an additional 15-20 minutes be added to the
plasma strip with a final visual inspection, to insure that the photoresist has
been completely removed.
Step #68: SI01: SINTER
All wafers are sintered in forming gas ( 95% N2, 5% H2) at 425 C to
form ohmic contacts between the Aliiminum and silicon regions. Additionally,
dangling bonds contained in the gate oxide are passivated, thereby reducing
the overall amount of trapped charge. It is recommended that sintering take
place at 450 C (due to temperature control problems with the furnace) to
insure good ohmic contacts are formed.
Step #69: TE01: TEST
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TEST NAME: NFAM NMOFET FAMILY OF CURVES IDS VS VDS AND VGS
L /W = 6 nm / 32 urn
EXTRACTION: LAMBDA is found from the slope of the VGS=3 curve in saturation divided
by Idsat (units 1/V2)
CHANNEL DE]FINITION
NAME SOURCE
CHAN V I MODE FCT
SMU1 VS IS COM CONST
SMU2 VG IG V VARl^k
SMU3 VD ID V VARj i














STEP 0.1 V 0.5 V
NO. OF STEP 51 10
COMPLIANCE 100 mA 1mA
CONSTANT
VS COM 0 105 mA
VSUB V OV 100 mA
DISPLAY MODE: GRAPHICS








TEST NAME: NIDVG NMOSFET IDS VERSUS VGS WITH VD=0.1 VOLTS
L /W = 6 um / 32 urn
EXTRACTION: The transconductance GM is measured at the peak value. The threshold
voltage VT is the voltage VG where current starts to increase. Use the intersection of a straight
line with the ID = 0 axis (or with a horizontal line at ID equal leakage current)
CHANNEL DEFINITION
NAME SOURCE
CHAN V I MODE FCT
SMU1 VS IS COM CONST
SMU2 VG IG V VAR1
SMU3 VD ID V VAR2











SWEEP MODE LINEAR LINEAR
START 0 o,v
STOP 5V
STEP 0.1 V -1
NO. OF STEP 51 0
COMPLIANCE 1mA 50 mA
CONSTANT
VS COM OV 105 mA
DISPLAY MODE: GRAPHICS
Xaxis Yl axis Y2axis
NAME VG ID GM
SCL LINEAR LINEAR LINEAR
MIN OV OA 0
MAX 5V 0.1mA 50 umho
B-S
TEST NAME: NSUBVT NMOSFET SUB THRESHOLD CURRENT VS VGS (VDS=0.1)
L /W = 6 um / 32 nm
EXTRACTION: The subthreshold slope in millivolts per decade is measured by drawing a
straight line through the region where the current drecreases below VT. Minimum value of
drain current Isub-min and the maximum value Isub-max is read off the curve at 0 and 5 volts
CHANNEL DEFINITION
1 NAME SOURCE
CHAN V I MODE FCT
SMU1 VS IS COM CONST
SMU2 VG IG V VAR1
SMU3 VD ID V VAR2















NO. OF STEP 101
COMPLIANCE 1 mA
CONSTANT
VS COM 0 105 mA
VSUB V 0.100 V 100 mA
ku COM 0 105 mA
DISPLAY MODE: GRAPHICS
Xaxis Yl axis Y2 axis
NAME VG ID SUBVT
SCL LINEAR LOG LINEAR
MTN 0 InA 0







TEST NAME: PFAM PMOSFET FAMILY OF CURVES IDS VS VDS AND VGS
L/W=16um/32nm
EXTRACTION: LAMBDA is found from the slope of the VGS= -3 curve in saturation divided
by Idsat (units 1/V2)
CHANNEL DEFINITION
| NAME SOURCE
CHAN V I MODE FCT
SMU1 VS IS COM CONST
SMU2 VG IG V VAR^
SMU3 VD ID V VARJ














STEP -0.1 V -0.5 V
NO. OF STEP 51 10
COMPLIANCE 100 mA 1mA
CONSTANT
VS COM 0 105 mA
VB V OV 100 mA
DISPLAY MODE: GRAPHICS







TEST NAME: PIDVG PMOSFET IDS VS VGS WITH VDS=0.1 VOLTS
L /W =1 6 nm / 32 um
EXTRACTION: The transconductance GM ismeasured at the peak value. The threshold
voltage VT is the voltage VG where current starts to increase. Use the intersection of a straight
line with the ID = 0 axis (or with a horizontal line at ID equal leakage current)
CHANNEL DE]FINITION
NAME SOURCE
CHAN V I MODE FCT
SMU1 VS IS COM CONST
SMU2 VG IG V VAR1
SMU3 VD ID V VAR2











SWEEP MODE LINEAR LINEAR
START 0 <M
STOP -5V
STEP -0.1 V -i
NO. OF STEP 51 0
COMPLIANCE 1mA 50 mA
CONSTANT























TEST NAME: PSUBVT PMOSFET SUB THRESHOLD CURRENT VS VGS (VDS=0.1)
L/W=16nm/32nm
##**
EXTRACTION: The subthreshold slope in millivolts per decade is measured by drawing a
straight line through the region where the current drecreases below VT. Minimum value of
drain current Isub-min and the maximum value Isub-max is read off the curve at 0 and - 5 volts
VeRy [mPo&Takit iMictoSofe MCht u^aSt ffe off b*ais& thf
CHANNEL DE]FINITION
I NAME SOURCE
CHAN V I MODE FCT
SMU1 VS IS COM CONST
SMU2 VG IG V VAR1
SMU3 VD ID V VAR2
















NO. OF STEP 101
COMPLIANCE 1mA
CONSTANT
VS COM 0 105 mA





Xaxis Yl axis Y2 axis
NAME VG ID SUBVT
SCL LINEAR LOG LINEAR















TEST NAME: OCBKR METAL TO P+ CONTACT CONDUCTANCE /
nm2
EXTRACTION: Apply a current to two adjacent pads andmeasure the voltage across the other
two pads. The contact resistance RC is (V/I). The designer needs a value that is a funtion of the
contact area. The contact conductance per squaremicrometer, GC, can bemultiplied by the
contact area and inversed to give RC. So GC = (IF/V)/Area.
CHANNEL DEFINITION
1 NAME SOURCE
ICHAN V I MODE FCT
SMU1 VF IF I VAR1
SMU2 v tL, X C^yC/ST
SMU3 V I COM CONST
SMU4 v^ -3-^- X rp>A) >T











Tpcr MAMP W LINEAR
START 0
CHANNEL ^TOP 10.00 mA
STEP lOO.OuA
NO. OF STEP 101
20.00VWOTtL UJJ, 1 Ul "
QjDtm*-'0"t- <Wc
/"
/> HI C ft s\ A/f
DISPLAY MODE:
V\ COM r> f o y^A
vsvaiv^Vx x
t nnft.v /"> o^ ( [/


























TEST NAME: NCBKR METAL TO N+ CONTACT
CONDUCTANCE/nm2
EXTRACTION: Apply a current to two adjacent pads and measure the voltage across the other
two pads. The contact resistance RC is (V/I). The designer needs a value that is a funtion of the
contact area. The contact conductance per square micrometer, GC, can be multiplied by the
contact area and inversed to give RC. So GC = (IF/V)/Area.
CHANNEL DEFINITION
NAME SOURCE
CHAN V I MODE FCT
SMU1 VF IF I VAR1
SMU2 \A a. X r^A/^T
SMU3 V i COM CONST
SMU4 V/-U x^ X C0a/$T















NO. OF STEP 101
COMPLIANCE 20.00V
CONSTANT
V^ COM 0 'OS y^/\
vsti;>* X O. 1 \J"3.000-V Q



































TEST NAME: -MeBJQ* METAL TO POLY CONTACT
CONDUCTANCE/nm2
EXTRACTION: Apply a current to two adjacent pads and measure the voltage across the other
two pads. The contact resistance RC is (V/I). The designer needs a value that is a funtion of the
contact area. The contact conductance per square micrometer, GC, can bemultiplied by the
contact area and inversed to give RC. So GC = (IF/V)/Area.
CHANNEL DEFINITION
NAME SOURCE
CHAN V I MODE FCT
SMU1 VF IF I VAR1
SMU2 Vl X* X C&A/51
SMU3 V I COM CONST
















NO. OF STEP 101
COMPLIANCE 20.00V
CONSTANT




- X.. x o o. ( V
DISPLAY MODE: GRAPHICS
Xaxis Yl axis Y2 axis
NAME IF VF GC
SCL LINEAR LINEAR LINEAR
MIN 0 0 0


















TESTNAME: MPAW METAL VANDER PAUW
EXTRACTION: Apply a current to two adjacent pads and measure the voltage across the other
two pads. The sheet resistance RS is (V/I)(Pi/ln2). The value ofRS is measured in the flat region
ofthe RS vs IF curve. The VF value will be small because metal is such a good conductor as a
result the measurement will be noisy.
CHANNEL DE]FINITION
NAME SOURCE
CHAN V I MODE FCT
SMU1 VF IF I VAR1
SMU2 V. X. T Co,MST
SMU3 V I COM CONST
SMU4 \fn. xT T rAAJCT
Vsl -VSUB V -CONST
Vs2 V













NO. OF STEP 201
COMPLIANCE 20.00V
CONSTANT
V\ COM 0 tO% 7^/\
smX>s x /oU
x. X O A fo \l
DISPLAYMODE: GRAPHICS
Xaxis Yl axis Y2 axis
NAME IF VF RS
SCL LINEAR LINEAR LINEAR
MIN 0 0 0




TESTNAME: WPAW P-WELL VANDER PAUW
EXTRACTION: Apply a current to two adjacent pads and measure the voltage across the other
two pads. The sheet resistanceRS is (V/I)(Pi/ln2). The value ofRS is measured in the flat region
ofthe RS vs IF curve. The VF value will be large for small Ifbecause the well resistance is high.
Be sure VF is not in compliance. That is VF should be increasing not flat at data point.
CHANNEL DE]FINITION
NAME SOURCE
CHAN V I MODE FCT
SMU1 VF IF I VAR1
SMU2 Vi x, X CtiAJ^
SMU3 V I COM CONST
SMU4 v-> 1") 1 /"/0//ST















NO. OF STEP 101
COMPLIANCE 20.00V
CONSTANT
Vi^ COM 0 /OZ yn,A
VSttBl ,X X **-*.* to\t
-
X. X 0.A fo \f
DISPLAYMODE: GRAPHICS
Xaxis Yl axis Y2 axis
NAME IF VF RS
SCL LINEAR LINEAR LINEAR
MIN 0 0 0































TEST NAME: OPAW N+ POLY SILICON VANDER PAUW
EXTRACTION: Apply a current to two adjacent pads and measure the voltage across the other
two pads. The sheet resistance RS is (V/I)(Pi/ln2). The value ofRS is measured in the flat region
of the RS vs IF curve. The VF value should be increasing at a constant slope.
CHANNEL DE]FINITION
NAME SOURCE
CHAN V I MODE FCT
SMU1 VF IF I VAR1
SMU2 Vl X, X rriuSI
SMU3 V JW-/UJM COM CONST
SMU4 \ln- it X 0//-ST




















VS4 I.X. X 5.000-V o. A /o V
X. X O. A /o\/
DISPLAYMODE: GRAPHICS
Xaxis Yl axis Y2 axis
NAME IF VF RS
SCL LINEAR LINEAR LINEAR
MIN 0 0 0




TEST NAME: NPAW N+DRAIN/SOURCE VANDER PAUW
EXTRACTION: Apply a current to two adjacent pads and measure the voltage across the other
two pads. The sheet resistance RS is (V/I)(Pi/ln2). The value ofRS is measured in the flat region
of the RS vs IF curve. The VF value should be increasing at a constant slope.
CHANNEL DE]FESTITION
NAME SOURCE
CHAN V I MODE FCT
SMU1 VF IF I VAR1
SMU2 V, li X COAJST
SMU3 V I COM CONST
SMU4 l'- Xz X C.0A/5J















NO. OF STEP 101
COMPLIANCE 20.00V
CONSTANT




X. X O. A (o V
DISPLAYMODE: GRAPHICS
Xaxis Yl axis Y2 axis
NAME IF VF RS
SCL LINEAR LINEAR LINEAR
MIN 0 0 0



































TEST NAME: PPAW P+DRAIN/SOURCE VANDER PAUW
EXTRACTION: Apply a current to two adjacent pads and measure the voltage across the other
two pads. The sheet resistance RS is (V/IXPi/ln2). The value ofRS is measured in the flat region
ofthe RS vs IF curve. The VF value should be increasing at a constant slope.
CHANNEL DE]FINITION
NAME SOURCE
CHAN V I MODE FCT
SMU1 VF IF I VAR1
SMU2 VI X\ - COrViST
SMU3 V I COM CONST
SMU4 ^<V X2^ r Cr^T





















v- Co(^ -&899-V > \f^
^V ^ 0 i(W
DISPLAYMODE: GRAPHICS
Xaxis Yl axis Y2 axis
NAME IF VF RS
SCL LINEAR LINEAR LINEAR
MIN 0 0 0
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S PWell oes proceae
S Mask data in, 'nmos-tll-
5
^SK IK.FILE.mnot.tn PRINT
S Set Display to x-windows
OPTION DEVICE.X





X LOCATION. 0 SPACING.0.=
X LOCATION.CE SPACING. C 1
X LOCATION. l.f SPACING.. 2
X LOCATION.5 SPACING-C.2
S SET INITIAL Y GRID SPACING
rEIi;
Y location.: sfacikg-o.i
r:NE Y LOCATION.: SPACING-: 2
--!>* Y LOCATION. 3 SPACING. C 2'
--*E Y LOCATION.* SFACIKS.l
1DEFINE
MESH GR".FAC-=f
s Start ci Prccessir.c
Sufcstrale wafer N-type.
initialize rat:c-:.5 <ic:
:C:>, 5-15 Ohrr.-crr. lie Ch.T-Kr.
ROT. SUE.CC FKOSF:-:CR-!e:E
SELECT TITLE.- FKELL CMC,
F .: x.min.: x.ka>:-e Y.MIN.
Y. SIZE-:. 25 X.OFFSET-2.C Y CF"
GRII L.GRID.: C.GRID-:
INITIAL GRID FOR Nvc= r,r
Y KAX.f SCALE "CLEAR x.s:
2.c t.I2e.:.< l.bclic.:
e ste; : id;: scribe
s
S STEP 2 DE:: 4FT PROBE
E STEP 3 CL:: RCA CLEAN
S
S STEP 4 OXC KET OXIDE
S ISTART SOAK AT 10SC C)
DIFFUSION TIKE-4 TEKFERAT-90C INERT
?:^Lr:!:9K "me-s.s temferat.s:: t.final.:csc inert
DiFFUSIOK TIKE-. 5 TEKPERAT-ICSO T FINAL.licc HF-Q3
DIFFUSION TIME-4C.5 TEMPERAT. 1 1 0 C W?"
DIFP-'SION TIKE-IC TEMFERAT.::O0 T FINAL- 'CC tnjj-
EIFrjSION TIME-4 TEMFERAC:: = : INERT
DIFFUSION IlME.ee TEMPERAT-B10 INERT
S
S STEF 14 PK03 PHOTOLITH (ACTIVE)
DEVELOP
1-1. OS SPACES-2
S STEP 15 ETOS NITRIDE
ETCH NITRIDE TRAPEZOI
S











E STEP IS IK."; IMPLANT IP IMPLANT,
IMPLANT BORON DOSE-6el3 ENERGY-::: PEARSON RF.EFF




XilE TO 20 STEF ::
VALUE. :5 LINE.TYP.2 CC'^R.-
VALUE.lt LINE.TYP-2 CCL0R.;
VALUE.17 LINE.TYP-: COLOR. -
VALUE.1E LINE.TYP.2 COLOR.-
VALUE.:* LINE.TYP-2 COLOR.:













"BSL-PHOTORESIST 'CM x-1 Y.3 CCI op





"tASEL- 'BORON CONTOURS; lel= ie2^-
JL -fLi?M!iTyPE-3 CLIKE-7 LENGTH- 10
^ZE-0
S*BE-'WU' 0XIDE WSCWESS IS .padox MICRONS' - X-1
$
5
$ STEF 19 ET07 STRIP
FTCK PHOTORES ALL
LEFT SIZE-C.2J RE "ANSI -
LEFT SIZE-0.2S RECTANGL -
SIZE-:. 2S REOTANCL C. RECTA...





S STEF 5 PHOJ PHTOLITK (WELL IMPLANT LEVEL 1)
S




$ STEF ETD OXIDE ETCH
ETCH CXIDE trafez;:
E STEF 7 IK:i IMPLANT FKZLL
IMPLANT BORON DDSE-4eL2 ENERGY-EC PEARSON R=.EFF




5 STEF 5 CLC1 RCA CLEAN
S





DIFFUSION TIKE-4 TEKFERAT-9CC INERT
DIFFUSION TIKE-1C.75 TEKFERAT-&C: T . FINAL- III E INERT
DIFFJEICN TIKI*. 5 TEKPERAT - 1 1 1 E T.FINAL-IIIE DRYC2
oiFFvs::r. t:ke-5C5.5 temferat-::2 dryii
EIFrjSIC!. TIKI-72C TEKFERAT-112 * INErT
^iFr.'s:::. tike-:: tekferat-i:p; t fi::ai-ioc: inert
ciffjsic:: tike-4 temferat-:::: inert
EXTRACT X-2 C CXIZE AREA EXT NA^-wello.
SA\-EFILE OLT FILE-rjnoswelldr SCALE- :.C




5 STEF 12 CXCS DRY CX.IE PAL OXICE
$
I (Start soax at ::=:
s
::rr-s:cN tike-< tekperat-s:c inert
DIFr.'SICN TIKE-5.5 TEKFERAT-SC: T FINAL:C5: DRY02
IIFFJSION TIME-. 5 TEKFEKAT-ICSC T.FINAL-li:: DRY02
DIFFJSIOK TIME-E TEKFERAT-110C DRY02
DIFFUSION TIME-1C TEKFERAT- 1 10 C T. FINAL-1000 INERT
DIFFUSION TIME-< TEMPERAT-100C INERT
EXTRACT X-2.0 OXIDE AREA. EXT NAKE-padox
S
s
S STEF 13 CVC2 CVZ NITRIDE
S
DEPOSITION NITRIDE TKICKNES-.1E SFACES-2





S STEP 21 CL01 RCA CLEAN
S
S STEF 22 OX04 WET OXIDE IFIELD OXIDE
S (START SOAK AT 10SC C>
S METHOD VISCOUS GRID.OXI-4 INIT-C 2
DIFFUSION TIME-4 TEKFERAT-90C DKY02
DIFFJSION TIME-9.E TEXFERAT-9CC T.FINAL-10SC DRVQ2
DIFFJSION TIME-.E TEMPERAT-1050 T. FINAL-HOC WZT-I
DIFFJSIOK TIME-209 5 TEMFERAT-LIOC WETC2
DIFFUSION TIME-1C TEKFERAT- HOC T. FINAL-100C, INEK"
DIFFJSION TIKE-4 TEKFERAT-10C C INERT
EXTRACT X-4.5 OXIDE AREA. EXT NAME-faeldcx
SAVEFILE OUT.FILE-n.Tiosox SCALE-l.C




24 ET0 OXIDE ETCK
OXIDE TRAPEZCI THICK.NES-0.Ce
2 CLD: RCA CLEAN
STEF 2 6 0X04 WET OXIDE OXIDE
DIFFJSION TIKE-4 TEKFERAT-S :C INERT
DIFFJSION TIME-46 TEKFERAT- 90C WET02
DIFFJSION TIME-4 TEKPERAT-SOC INERT
EXTRACT X-2.0 OXIDE AREA. EXT NAME-koc ox
S
STEF 27 IMC1 IMPLANT IPKCS VT IMFLANT,
IKFLW.T BORON DOSE-lell ENERGY-6C PEARSON RF.EFF
S STEP 2% PHOI- PHCTCLIT INKDS VT IMPLANT
DEPOSITION PHOTORES POSITIVE THICKNES-i 0e cpACE-2 C
EXPOSE MASK-NKISVT
DEVELOF
5 STEF 29 IKC1 IMPLANT (NMOS VT IMFLA.NT
C-J7
DOSE-1.2el2 ENERGY-CC PEARSON RP.EFFIMPLANT BORON
S
$
SELECT E-loglO (BORON, TITLE- 'AFTER NMOS VT IMPLANT'





















LABEL LABEL-OXIDE *CK X
W.RECTAN-.5 H.RECTAN-.5
LABEL LABEL- 'BORON CONTOURS: lel - le20
SIZE-C.2S LINE.TYPE- 2 C.LINE-1 LENGTH-1.0
LABEL LABEL-'KOCI OX IS tcociox MICRONS THICK
SIZE-C.2S
S
S STEF 3C ETC7 STRIF
*CK X-l Y-3 COLOR
3.5 COLOR-
LEFT SIZE-C.2E RECTANGL C.RECTAN
LEFT SIZE-0.25 RECTANGL C.RECTAN- S -
CM X-l Y-4 COLOR-: LEFT -
X-l Y-4.- COLOR- 1 LEFT





$ STEF 4 7 ET06 POLY2 ETCH
S
S ETCH POLYSILI TRAPEZOI THICKNES-1






STEF 45 PKC PHOTOLITH (P* DRAIN/SCURCE
DEPOSITION PHOTORES POSITIVE THICKNES-1 . 0
EXPOSE HASK-F-S/D
DEVELOF
S STEF EC ET06 OXIDE ETCH
S
S ETCH OXIDE TRAPEZOI TKICKNES-0.
S STEF 3: ETC OXIDE ETCH
S
ETCH OXIDE TRAPEZOI TKICKNE5-C . 12E
S STEF 31- CXCt TRY OXIDE (GATE CXIDE
S
S ISTART SOAX AT 1090 C)
5
DIFFJSION TIME-4 TEMFERAT-900 INERT
DIFFJSION TIME-r.E TEMPERAT-S00 T.FINAL-105C DFYC2
DIFFUSION TIKE-. 5 TEMPERAT- 10 9 C T. FINAL-HOC DRYC2
DIFFUSION TIKE-6 TEKPERAT-110C DRYC2
DIFFJSION TIME-10 TEMFERAT-HOC T. FINAL-1C CO INERT
DIFFJSION TIME-4 TEMPERAT- 1 0 0 0 INERT
EXTRACT X-2.C OXIDE AREA. EXT NAKE-aaiesx
S STEF 34 CVC1 CVD POLY
S
DEPOSITION POLYSILI THICKNES-G.6 SPACES-*
S
DIFFUSION TIKE-120 TEMPERAT-S15 INERT
S
S STEF 04 N-TYPE Dl
iPOL'
DOPE
$ stef e: ix:: implant if- drain'SOL-roe
iyflant bf2 dose-2el5 energy-1e0 pearson rf.eff
'
s stef ei et07 strif resist
etch photores all
5 stef 53 fkci- fhoyclitf in- scl-ce/zrain
S





AFTER N- SOURCE 'DRAIN IXFLANT
PLOT. 2D X.MIN-C X.MAX-1C Y.MAX-t SCALE CLEAa T.SIZE-:.4 L.EO





CONTOUR VALUE- 15 LINE.TYF-8 COLOR- 7
END
FOREACH X'U TO 2C STEP 1!




DIFFJSION TIME-4 TEMFERAT-9CC T.FINAL-900 INERT
PKOSFKCR-7e^
DIFFJSION TIME-S TEMFERAT-9CC T.FINAL-1CCC INERT
PHCSFKOR-ie2
DIFFUSION TIME-IS TEMFERAT-1CCC INERT PHCSPHCR-:e2:








































CONTOUR VALUE-IE LINE.TYF-6 COLOR-1
END
FOREACH Xll TC 20 STEP 1)
CONTOUR VALUE-X LINE.TYP-5 COLOR-1
END
LABEL LABEL-PHOTORESIST *CM X-l Y-3 COLOR-1 LEFT SIZE-0.25 RECTANGL -
C.REOTAN-6 W RECTAN-0.5 H.RECTAN-0.5
LABEL LABEL-OXIDE *CK X-l Y-3. 5 COLOR-1 LEFT SIZE-C.2E RECTANGL *
C.RECTAN-S W. RECTAN-0.5 H.RECTAN-0.5
LABEL LABEL-POLYSILICON "CM X-l Y-4 COLOR-1 LEFT SIZE-C.25 RECTAN3L
C.RECTAN-2 W.RECTAN-C.E H.RECTAN-0.5
LABEL LAEEL-'BDRON CONTOURS: lelE -
le20' "CK X-l Y-4. 5 COLOR-1
LEFT SIZE-0.2E LINE.TYF-2 C.LINE-7 LENGTH-: 0
LABEL LABEL- 'PHOSPHOROUS CONTOURS. lelE -
le20" *CM X-l Y-E COLOR-:
LEFT SIZE-C.2E LINE TYF-5 C.LINE-1 LENGTH-1.0
LABEL LABEL-'GATE OXIDE THICKNESS- gateox
MICRONS'










$ STEF hi CLCi RCA CLEAN
E7 cvc; cvc
DEPOSITION CXIDE THICKNES-C.3 SFACES-I-
$
$ STEF 5E OXOe ANNEAL
S
DIFFUSION TIKE-IE TEKPERAT-SEC INERT
DIFFUSION TIKE-IE TEKPERAT-SEC T. FINAL-SEC WETC2
DIFFUSION TIKE-E TEKPERAT-SEC INERT
SAVEFILE CUT FILE-nmcBar-neal SCALE-: C
$ stef ;: cv:: cvr foly:
S DEPOSITION POLYSILI





TIVE THICKNES-1 ,0E SPAC!
S STEF
41- DIC4 N-TYPE DIFFJSICN




TEMPERAT- : C0C INEnT
DIFFUSION TIME-4
TEMPERAT- IC C C INERT
S STEF 44 oxo e CXIDE ETCH
S STEF 4E dec: 4FT FROEE










S STEF 62 CLC4 RCA CLEAN
C-i*
$ STEP 63 HEOl AL DEPOSIT
S
DEPOSITION ALUMINUM THICKNES-0.5 SPACES-2
S
S
S STEF 64 PH03 PHOTOLITH (METAL)
S















S STEF 7 SIC! SINTER
DIFFJSION TIME-2C TEMPERAT-42E F.NI-C.5E F.H2-C.CE
S
s
s stef ee te:: test
STRUCTURE REFLECT LEFT
SELECT Z-log:C iborcri) TITLE-"FINAL NMOS
STRUCTURE-
PLOT. 2D Y.KIN--2 Y.MAX-6 SCALE CLEAR T.SIZE-C.4 L ECUND-: -
C . BOUND- 1




FOREACH X 1 1 5 ',
CONTOUR VALUE-IS LINE.TYF-3 COLOR-1
END
FOREACH X'l TC 2C STEF 1)
CONTOUR VALUE-X LINE.TYP-3 COLOR-:
END




CONTOUR VALUE-IE LINE.TYP-8 COLOR-:
END
FOREACH Xtl TC 20 STEF 1,
CONTOUR VALUE-X LINE.TYF-5 COLOR-1
END
LABEL LABEL-POLYSILICON *CK X--1 Y-3.E COLOR-1 LEFT SIZE-C.2E RECTANGL -
C.RECTAN-2 K.RECTAN-.E H.RECTAN-.E
LABEL LABEL-OXIDE "CM X--1 Y-4 COLOR-1 LEFT SIZE-C.2E RECTANC-1 C.RECTAN-:
W.RECTAN-.E H RECTAN- . 5
LABEL LABEL-ALUMINUM "CM X--1 Y-4. 5 COLOR-1 LEFT SIZE-C.IE RECTANGL -
C.RECTAN-4 W RECTAN- . 5 H.RECTAN-.E
LABEL LABEL- "PHOSPHOROUS CONTOURS: lelE - le2C "CM X- - 1 Y-E COLOR- 1
LEF'
SIZE-C.2E LINE.TYP-E C.LINE-1 LENC-TK-l.C
LABEL LAEEL-'BORON CONTOURS: lelE
-
le2C"
"CM X--1 Y-5.= COLOR-1 LE;
SIZE-0.25 LINE.TYP-3 C.LINE-1 LENGTH-1.0
$ END OF PROCESSING
S
PLOT. 20 *AXEE L.BOUND-! C.ECUND-1 CLEAR
SAVEFILE OUT.FILE-r_T3S.srr KE0IC1 FCLY.ELE ELEC.BCT
c- a<
S PWeLl CMOS process
$ teste data Jiie "locoe-tll
S
MASK IN.FILE-IOCOS.tll PRINT
S Set Display to X-windows
OFTION DEVICE-X
S
S Set up grid ar.d initialize structure
X LOCATION-0 SPACTNG-C.5






















IAL Y GR SFACTNC
Y LOCATICN-C SPACING-C
Y LOCATICN-I SPACING-;
Y LOCATION-3 SPACING- C
Y LCCATION-4 SFACING-1
r.s-.e X cclc-j-.s ir. X grid
S Elinr.ate initial y ccluxr.s ir. y grid
S
S ELIMINATE ROWS X KIN-C X.KAX-12 Y.MIN-2.E Y.KAX-4
ELIMINATE ROWS X.MIN-C X MAX-12 Y.MIN-4 Y.MAX-t
5 ELIMINATE ROWS X.MIN-C X.MAX-12 Y.KIN-E Y.XAX-
S Sunetrate wafer N-type
INITIALIZE RATIO-1.5
100>, -15 Orjr-crr 'IC Ohir-crr i
10D> RCT.SUB-C.O PHOSFHOR-lelS
SELECT TITLE-'F-WELL CMOS 'CIO : INITIAL GRID FOR
DEVICs."
FL0T.2D X.MIN-C X.MAX-2 Y.MIN-C Y.MAX-6 SCALE "CLEAR X SZZl-
Y.SIZE-C.2E X.OFFSET-I.C Y . OFFSET-2 . C T.SIZE-C.4 L.ECUND-1 C.:
GRID L.GRID-1 C.GRID-1
DIFFUSION TIME-4 TEMPERAT-900 INERT
DIFFUSION TIKE-9.5 TBMPERAT-900 T.FINAL-1090 DRY02
DIFFUSION TIME-.S TEMPERAT-109C T.FINAL-11C0 DRYC2
DIFFUSION TIKE-8 TEMPERAT- 110 C DRY02
DIFFUSION TIME-10 TEMPERAT-110C T.FINAL-1C00 INERT
DIFFUSION TIME-4 TEMPERAT-1000 INERT
$
$ STEP 13 CV02 CVD NITRIDE
S
DEPOSITION NITRIDE THICKNES-.1E SPACES-2
.DIFFUSION TIME-60 TEKPERAT-61C INERT
S STEF 14 PHD3 PHOTOLITH (ACTIVE)
DEPOSITION PHOTORES POSITIVE THICKNES-1 . CE SPACES-2
EXPOSE MASK-ACTIVE
DEVELOF
S STEF IE ETOS NITRIDE (PRE-FI.
ETCH NITRIDE TRAPEZOI
S




STEP 17 PH03 PHOTOLITH (FIEL!









ENERGY-100 PEARS :n RF
SELECT Z-iog:C 'BORON TITLE- "PKDS AFTER CHANNEL STOP
IMFLANT'
PLOT. 2D XMIN-C X.MAX-6 Y.MAX- SCALE X.SIZE-C.2E Y.SIZE-0.2S X.OF




COLOR KIN.V-I5 MAX.V-20 COLOR-7
FOREACH XilE TC 20 STEF 1)
CONTOUR VALUE-15 LINE.TYP-2 COLOR-1
CONTOUR VALUE-16 LINE.TYF-2 COLOR-1
CONTOUR VALUE-17 LINE TYP-2 COLOR-1
CONTOUR VALUE-IS LINE.TYP-2 COLOR-:
CONTOUR VALUE-IE LINE TYF-2 COLOR-1
CONTOUR VALUE-20 LINE.TYP-2 COLOR-1
END
LABEL LABEL-PHOTORESIST "CM X-l Y-4 CCLCR-: LEFT SIZE-C.2E
RECTA.'
C.RECTAN- W.RECTAN- 5 H . RECTAN- . 5
S STEF 1 IDC1 SCRIEE
S
5 STEF 2 DEC1 4PT PROBE
$ STEF 3 CL01 RCA CLEAN
5
S STEF 4 0X04 WET OXIDE
S
S (START SOAK AT 109C C
DIFFJSION TIKE-4 TEMFERAT-5CC INERT
DIFFJSION TIME-S.E TEKFERAT-SCC T.FINAL-1CSC INERT
DIFFJSION TIME- E TEKPERAT-1C9C T.FINAL-11CC WETOO
DIFFJSION TIKZ-46.5 TEKPERAT-110C WETCO
DIFFJSICN TIME-IC TEMPERAT-1100 T.FINAL-10GC INERT
CIFFJSION TIME-4 TEMPERAT-1000 INERT
5
S STEF PHC3 PHT (WELL IMFLANT LEVEL I
'













STEF 9 CLC1 RCA CLEAN
5 stef :: oxce dry oxide iwill drive
S iSTART SOAX AT HIE C,
s
DIFFUSION TIME-4 TEKFERAT-SCC INERT
DIFFUSION TIKE-1C.75 TEKFERAT-500 T. FINAL-:::
DIFFJSION TIKZ-.E TEMPERAT-I11E T.FINAL-I12E
DIFFJSION TIME-EC9.5 TEMFERAT-112E DRY02
DIFFJSION TIKE-72C TEMFERAT-1I2E INERT
DIFrJSION TIME-IC TEMFERAT-110C T.FINAL-10CC
DIFFUSION TIKE-4 TEMFERAT-100C INERT
S
s





LABEL LABEL-NITRIDE "O! X-l Y-4. 5 COLOR-3 LEFT SIZE-0.25 RECTANGL *
C.RECTAN-3 W.RECTAN-. 5 H.RECTAN-.5
LABEL LABEL-OXIDE "CM X-l Y-5 COLOR-5 LEFT SIZE-C.2E RECTANGL C.RECTAN-1
W.RECTAN-. 5 H.RECTAN-.E
LAEEL LABEL-'BORON CONTOURS: lelE
le2C"
"CM X-l Y-E.E COLOR-:
LEF-
-
5IZE-0.25 LINE.TYPE-2 C.LINE-7 LENGTK-l.C













s STEF 2: CL:Cl RCA CLEAN
s
5
S STEF 22 CX :4 WET OXIDE ;lJFIELD OXIIE
S
S (START SOAX AT 1C9C C)
S
METHOD VISCOUS GRID. OXI -4 INIT-C. 2
DIFFUSION TIME-4 TEMPERAT- 9CC DRY02
DIFFUSION TIME-9.5 TEMPERAT-9C0 T.FINAL-10SC DRYC2
DIFFUSION TIKE-.E TEKFERAT-1C9C T.FINAL-11CC WET02
DIFFJSION TIKE-209.E TEMPERAT-HOC WET02
DIFFUSION TIME-:C TEKFERAT-11C0 T.FINAL-ICC: INERT
DIFFUSION TIKE-4 TEMFERAT-1C0C INERT
S





DIFFUSION TIME- IE -6 TEMP-HOC WZT02
SAVEFILE OUT. FILE- loccstres. ir.r.
$
SELECT TITLE- 'LOCOS INDUCE! STRESS IN SUBSTRATE AND
OXIDE"
FLCT.2C SCALE STRESS VLENG-C.3E X.MIN-C X.MAX-2 Y.MAX-
C.COKFRE-4 C.TENSIO-2 L TENSIC-2
SELECT TITLE- 'CONTOURS OF
FRESSURE"
PLOT. 2D SCALE X.KIN-: X.KAX-E Y.KAX-.
COLOR NITRIDE COLOR-3
SELECT Z-,-0 E'.SXX-SYY,
CONTOUR VALUE-le3 LINE-1 COLOR-IC
CONTOUR VALUE-5fe3 LINE-2 COLOR-i:
CONTOUR VALUE-le4 LINE-3 COLOR-12
CONTOUR VALUE-5e4 LINE-4 COLOR-13
CONTOUR VALUE-le5 LINE-E COLOR-14
CONTOUR VALUE-SeE LINE-6 COLOR-15
CONTOUR VALUE-le6 LINE-7 COLCR-16
'CONTOUR VALUE-le7 LINE-S CCLOR-16
CONTOUR VAlUE-5e7 LINE-IC CCLOR-19
SELECT Z-Y
PRINT. IE SILICON /OXIDE
C-lo
LABEL X-6 Y--0.5E LABEL-'1E3-







LAEEL X-E Y-2.15 LABEL- 5E7"










S END OF PROCESSING
SAVEFILE OUT . FILE- IocoeSC c
STOP
LINE.TYP-1 C.LINE-lC LENGTH-l.C
LINE.TYP-2 C.LINE-11 LENGTH- l.C
LINE.TYP-4 C.LINE-13 LENGTH-1.0
LINE.TYP-6 C.LINE-15 LENGTH-!. C
LINE.TYP-B C.LINE-17 LENGTH-:. C







/ These will be user-generated comments.
/ I
II LORENZO
























/ These will be user-generated
comments. PmcX,
It LORENZO
























/ These will be
user- generated comments. |
%%
LORENZO





































S T-SUPREM4/KEDICI INTERFACE FOR NMOS
S
5
$ KESH IN.FILE-nmos.scr TSUPREM4 ELEC.BOT Y.MAX-2.5
S im-ERFACE S.N-0.0 S.P-O.C QF-3ell N.ACCEPT-C.O P.ACCEPT-O.C N.DONOR-
$ SYMB CARRIERS-0
$ METHOD ICCG DAMPED
$ SOLVE VI -0
S SYME CARRIERS*! NEWTON ELECTRON
S LOG IVFILE-nnosivC
S SOLVE V2-C ELEC-2 VSTEF-0.25 NSTEF-1C
S
5 SYMB CARRIERS-C
S METHOD ICCG DAMPEO
J SOLVE VI -1
S SYME CARRIERS-! NEWTON ELECTRON
S LOG TVFILE-nmosivl
S SOLVE V2-0 ELEC-2 VSTEP-0.1 NSTZF--C
S SOLVE V2-1 ELEC-2 VSTEP-0.2 NSTEP-2C
S
S SYMB CARRIERS- C
S METHOD ICCG DAMPEO
5 SOLVE Vl-2




S SOLVE V2-0 ELEC-2 VSTEF-C.j N=-EF-C"
S
S SYMP CARRIERS-C
S KETHOI ICCG DAKFEO
s solve v:-:-
SYME CARRIERS-: NEWTON ELEC-RON
5 LOG IVFILE-r_-2Eivj
S SOLVE V2-C ELEC-2 VSTEF-C.l NSTEF-EC
S
5 SYME CARRIERS-C
S METHCC ICCG DAMPED
S SOLVE Vl-4
$ SYME CARRIERS-: NEWTON ELECTFON
S LOG IVFILE-n.masiv4
S SOLVE V2-0 ELEC-2 VSTEF-C. NSTEF-5C
$
S SYME- CARRIERS-C
S METHOD ICCG DAMPED
S SOLVE VL-E
S SYME CARRIERS-! NEWTON ELECTRON
S LOG IVFILE-nroosivE
S SOLVE V2-C ELEC-2 VSTEP-O.a NSTEF-c-
S PLOT IdE vs Vds
5
PLOT. ID X.AXIS-V2 Y.AXIS-I2 IN FILE-tl-osivE LEFT-r c R^GKT-E E
y--
X.OFFSET-!. 0 Y. OFFSET-; C TITLE--NKOS II vs VI tcz Va-:-V 4
Vos-'
tc"'




PLOT. 3D X.AXIS-V2 Y.AXIS-I2 IN FILE-nmoEiv2 T.SIZE-0.4 X. SIZE-0.25 -
Y.SIZE-C.25 UNCKANGE "CLEAR SYKBOL-2 C.SIZE-C.25 LINE.TYP-1 COLOR-1
$
5
PLOT. ID X.AXIS-V2 Y.AXIS-I2 IN . FILE-nmosiv3 T.SIZE-0.4 X SIZE-0.2E *
Y.SIZE-0.25 UNCHANGE "CLEAR SYMBOL-3 C. SIZE-0.25 LINE.TYF-1 COLOR-1
$
5
PLOT. ID X.AXIS-V2 Y.AX0S-I2 IN . FILE-nmosivI T.SIZE-0.4 X.SIZE-C.2E -
Y.SIZE-C.25 UNCHANGE "CLEAR SYM3CL-E C.SIZE-C.25 LINE.TYP-1 COLCR-1
C~V
s




MESH IN.FILE-nmoE.str TSUPREM4 ELEC.BOT Y.MAX-2.5
$
INTERFACE S.N-0.0 S.P-0.0 QF-3ell N.ACCEPT-O.C P.ACCEPT-0.0 N.DON0R-0.G -
P.DONOR-0.0
S
SYMB NEWTON CARRIERS-1 ELECTRONS
S
LOG TVFILE-nmoslogg
S Vds-C.l ther. ramp gate tc 5V
S
SOLVE V2 - . 1
SOLVE Vl-.l ELEC-1 VSTEF-.2 NSTEF-1C
$
$
EXTRACT MOS. PARA DRAIN-2 GATE-1 IN FILE-rjr.ssloac
S
S PLOT IdE vs Vgs
PLOT. ID Y-AXIS-12 X.AXIS-V: IN . FILE-r_TicsLoc= pcir.te colcr-1
- TITLE-'NKOE II v VC- fcr Qt-3ell ar.d
Vds-C.l"




5 MESH IN. FILE-pmoe . Str TSUPREM4 ELEO . BOT Y .MAX-2 . s
$




S METHOD ICCG DAMPED
S SOLVE VI- -1
S SYME CARRIERS-1 NEWTON hole
LOG IVFILE-pmosivl
S SOLVE V2-C ELEC-2 VSTEF--C.1 NSTEF-::
S SOLVE V2--1 ELEC-2 VSTEF--0.2 NSTEF-2C
S
s
FLOT.1D X.AXIS-V2 Y.AXIS-I2 IN . FILE-prr.osivl LEFT--E RIGHT-C EOTTOK-C.
X. OFFSET-! C Y.OFFSET-2.C TITLE-'PKOS ID vs VD fcr Vo.-lV ar.c Vcs-1 :c
T.5IZE-C.4 X SIZE-C.2E Y.SIZE-0 2E SYK3CL-1 C.SIZE-o72E LINE.TYF-: COL
S
S T-SUPREK4/MEDICI INTERFACE FOR PMOS
S
s
MESH TSUPREM4 ELEC.BOT Y.TOLER-0 Y.MAX-2.5 IN. FILE-pmos2 . str RECTANGU
S
5









SYMBOLIC GUMMEL CARRIERS-1 HOLES PRINT
LOG IVFILE-pmos22iog
S
S Vds--1 ther. ranp gate to -SV
S
SOLVE Vl-C V2--1 ELECTROD- *. VSTEF-
- C . - NSTEPS-6C
S
EXTRACT MOS.FARA DRAIN-I GATE-: IN . FILE-prOEwIog
$ FLOT Ide vs Vgs
$
FLCT 10 X.AXIS-V: Y.AXIS-I2 IN . FILE-pr.SSOHoc LEFT-0
RIGHT- -t BOTTOM-:.:
X CrFSET-2 C Y.OFFSET-4 TITLE-'PKOS ID-VG for Va--1 ar.c
Ct-3ell"
T.SIZE-:
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P-WELL CMOS TEST CHIP, DEVICE CHIP AND TEST SITE LAYOUT:
FOR ANALOG AND CID PRODUCTS:
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